diff options
author | Anusha Reddy Rangareddygari <anusrang@in.ibm.com> | 2016-06-14 09:06:20 +0200 |
---|---|---|
committer | Sachin Gupta <sgupta2m@in.ibm.com> | 2016-06-17 00:51:08 -0400 |
commit | 068623d5b8c213b359e7ec1222d76c17cf0c9bce (patch) | |
tree | f4e5be4efadff7a135eec2c82191921b1f693216 /import/chips/p9 | |
parent | 6a022d1b852c02e00b3c6cb07e89cf1925afc12e (diff) | |
download | talos-sbe-068623d5b8c213b359e7ec1222d76c17cf0c9bce.tar.gz talos-sbe-068623d5b8c213b359e7ec1222d76c17cf0c9bce.zip |
Level 2 HWP for p9_sbe_tp_arrayinit
Change-Id: I1d02e1bd125cbc69d389fc021fdb9f5a2f2a0261
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/25765
Reviewed-by: Soma Bhanutej <soma.bhanu@in.ibm.com>
Tested-by: Jenkins Server
Tested-by: PPE CI
Reviewed-by: SRINIVAS V. POLISETTY <srinivan@in.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/25767
Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
Diffstat (limited to 'import/chips/p9')
-rw-r--r-- | import/chips/p9/procedures/hwp/perv/p9_sbe_tp_arrayinit.C | 9 |
1 files changed, 6 insertions, 3 deletions
diff --git a/import/chips/p9/procedures/hwp/perv/p9_sbe_tp_arrayinit.C b/import/chips/p9/procedures/hwp/perv/p9_sbe_tp_arrayinit.C index 9328f0bc..df8d8127 100644 --- a/import/chips/p9/procedures/hwp/perv/p9_sbe_tp_arrayinit.C +++ b/import/chips/p9/procedures/hwp/perv/p9_sbe_tp_arrayinit.C @@ -61,6 +61,7 @@ fapi2::ReturnCode p9_sbe_tp_arrayinit(const { fapi2::buffer<uint16_t> l_regions; fapi2::buffer<uint8_t> l_attr_read; + fapi2::buffer<uint64_t> l_data64_pibmem_repair; FAPI_INF("Entering ..."); FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_SDISN_SETUP, i_target_chip, l_attr_read)); @@ -68,8 +69,9 @@ fapi2::ReturnCode p9_sbe_tp_arrayinit(const FAPI_DBG("Exclude PIBMEM from TP array init"); //Setting PIBMEM_REPAIR_REGISTER_0 register value //PIB.PIBMEM_REPAIR_REGISTER_0 = 0x0000000000000001 - FAPI_TRY(fapi2::putScom(i_target_chip, PU_PIBMEM_REPAIR_REGISTER_0, - 0x0000000000000001)); + FAPI_TRY(fapi2::getScom(i_target_chip, PU_PIBMEM_REPAIR_REGISTER_0, l_data64_pibmem_repair)); + l_data64_pibmem_repair.setBit<1>(); + FAPI_TRY(fapi2::putScom(i_target_chip, PU_PIBMEM_REPAIR_REGISTER_0, l_data64_pibmem_repair)); FAPI_DBG("set sdis_n"); FAPI_TRY(p9_sbe_tp_arrayinit_sdisn_setup( @@ -100,7 +102,8 @@ fapi2::ReturnCode p9_sbe_tp_arrayinit(const FAPI_DBG("Add PIBMEM back to TP array init"); //Setting PIBMEM_REPAIR_REGISTER_0 register value //PIB.PIBMEM_REPAIR_REGISTER_0 = 0x0 - FAPI_TRY(fapi2::putScom(i_target_chip, PU_PIBMEM_REPAIR_REGISTER_0, 0x0)); + l_data64_pibmem_repair.clearBit<1>(); + FAPI_TRY(fapi2::putScom(i_target_chip, PU_PIBMEM_REPAIR_REGISTER_0, l_data64_pibmem_repair)); FAPI_INF("Exiting ..."); |