diff options
author | Stephen Glancy <sglancy@us.ibm.com> | 2019-05-10 12:17:08 -0400 |
---|---|---|
committer | Raja Das <rajadas2@in.ibm.com> | 2019-07-26 00:57:49 -0500 |
commit | f9ce236ff7bc65336cfb1ce13fe3f70f8632b4d2 (patch) | |
tree | dc6fd3e1130d41d3979e0b01045b857b01cb3b0d | |
parent | 713899e891639e6dbc6940754b82202aeddaab38 (diff) | |
download | talos-sbe-f9ce236ff7bc65336cfb1ce13fe3f70f8632b4d2.tar.gz talos-sbe-f9ce236ff7bc65336cfb1ce13fe3f70f8632b4d2.zip |
Adds explorer CCS specialization
Change-Id: I5bf9ed992f678dbd3caff5b31d867d5433c8637f
Original-Change-Id: I859140b161f6a465d68883021465318b328d4a0d
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/77260
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Reviewed-by: Louis Stermole <stermole@us.ibm.com>
Reviewed-by: Mark Pizzutillo <mark.pizzutillo@ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Thi N. Tran <thi@us.ibm.com>
4 files changed, 199 insertions, 0 deletions
diff --git a/src/import/chips/ocmb/explorer/procedures/hwp/memory/lib/shared/exp_consts.H b/src/import/chips/ocmb/explorer/procedures/hwp/memory/lib/shared/exp_consts.H index 20776385..9605cf64 100644 --- a/src/import/chips/ocmb/explorer/procedures/hwp/memory/lib/shared/exp_consts.H +++ b/src/import/chips/ocmb/explorer/procedures/hwp/memory/lib/shared/exp_consts.H @@ -122,6 +122,8 @@ enum sizes MAX_DIMM_PER_PORT = 2, MAX_RANK_PER_DIMM = 4, MAX_BITS_PER_PORT = 80, + MAX_RANKS_DIMM1 = 2, + MAX_MRANK_PER_PORT = MAX_DIMM_PER_PORT * MAX_RANK_PER_DIMM, }; /// diff --git a/src/import/chips/ocmb/explorer/procedures/xml/error_info/mss_exp_errors.xml b/src/import/chips/ocmb/explorer/procedures/xml/error_info/mss_exp_errors.xml index f0d67789..6bfe987e 100644 --- a/src/import/chips/ocmb/explorer/procedures/xml/error_info/mss_exp_errors.xml +++ b/src/import/chips/ocmb/explorer/procedures/xml/error_info/mss_exp_errors.xml @@ -216,4 +216,186 @@ </deconfigure> </hwpError> + <registerFfdc> + <id>REG_FFDC_EXP_CCS_FAILURE</id> + <scomRegister>EXPLR_MCBIST_CCS_MODEQ</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_STATQ</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_CNTLQ</scomRegister> + <scomRegister>EXPLR_MCBIST_MCBMCATQ</scomRegister> + + <!-- Instructions --> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_00</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_01</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_02</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_03</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_04</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_05</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_06</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_07</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_08</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_09</scomRegister> + + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_10</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_11</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_12</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_13</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_14</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_15</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_16</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_17</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_18</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_19</scomRegister> + + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_20</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_21</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_22</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_23</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_24</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_25</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_26</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_27</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_28</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_29</scomRegister> + + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_30</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR0_31</scomRegister> + + <!-- Control array --> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_00</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_01</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_02</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_03</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_04</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_05</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_06</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_07</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_08</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_09</scomRegister> + + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_10</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_11</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_12</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_13</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_14</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_15</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_16</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_17</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_18</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_19</scomRegister> + + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_20</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_21</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_22</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_23</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_24</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_25</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_26</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_27</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_28</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_29</scomRegister> + + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_30</scomRegister> + <scomRegister>EXPLR_MCBIST_CCS_INST_ARR1_31</scomRegister> + + <!-- to get the CCS state machine hung state --> + <scomRegister>EXPLR_MCBIST_MBA_MCBERRPT0Q</scomRegister> + <scomRegister>EXPLR_MCBIST_MBA_MCBERRPT1Q</scomRegister> + </registerFfdc> + + <hwpError> + <rc>RC_MSS_EXP_CCS_READ_MISCOMPARE</rc> + <description> + CCS reports a read miscompare. + </description> + <ffdc>FAIL_TYPE</ffdc> + <collectRegisterFfdc> + <id>REG_FFDC_EXP_CCS_FAILURE</id> + <target>MC_TARGET</target> + <targetType>TARGET_TYPE_OCMB_CHIP</targetType> + </collectRegisterFfdc> + <callout> + <target>PORT_TARGET</target> + <priority>HIGH</priority> + </callout> + <deconfigure> + <target>PORT_TARGET</target> + </deconfigure> + <gard> + <target>PORT_TARGET</target> + </gard> + </hwpError> + + <hwpError> + <rc>RC_MSS_EXP_CCS_UE_SUE</rc> + <description> + CCS reports a UE or SUE in the CCS program array + Chould be an indicator of corruption in the CCS program + </description> + <ffdc>FAIL_TYPE</ffdc> + <collectRegisterFfdc> + <id>REG_FFDC_EXP_CCS_FAILURE</id> + <target>MC_TARGET</target> + <targetType>TARGET_TYPE_OCMB_CHIP</targetType> + </collectRegisterFfdc> + <callout> + <target>MC_TARGET</target> + <priority>HIGH</priority> + </callout> + <deconfigure> + <target>MC_TARGET</target> + </deconfigure> + <gard> + <target>MC_TARGET</target> + </gard> + </hwpError> + + <hwpError> + <rc>RC_MSS_EXP_CCS_HUNG</rc> + <description> + Software reported that the machine is not seeing the CCS finish in the alloted time + </description> + <collectRegisterFfdc> + <id>REG_FFDC_EXP_CCS_FAILURE</id> + <target>MC_TARGET</target> + <targetType>TARGET_TYPE_OCMB_CHIP</targetType> + </collectRegisterFfdc> + <callout> + <target>MC_TARGET</target> + <priority>HIGH</priority> + </callout> + <deconfigure> + <target>MC_TARGET</target> + </deconfigure> + <gard> + <target>MC_TARGET</target> + </gard> + <callout> + <procedure>CODE</procedure> + <priority>MEDIUM</priority> + </callout> + </hwpError> + + <hwpError> + <rc>RC_EXP_CCS_HUNG_TRYING_TO_STOP</rc> + <description> + CCS failed to return from in-progress status while trying to stop a previous program + Software reported that CCS did not finish in alloted time after manually triggering stop + </description> + <collectRegisterFfdc> + <id>REG_FFDC_EXP_CCS_FAILURE</id> + <target>MC_TARGET</target> + <targetType>TARGET_TYPE_OCMB_CHIP</targetType> + </collectRegisterFfdc> + <callout> + <target>MC_TARGET</target> + <priority>HIGH</priority> + </callout> + <deconfigure> + <target>MC_TARGET</target> + </deconfigure> + <gard> + <target>MC_TARGET</target> + </gard> + </hwpError> + </hwpErrors> diff --git a/src/import/generic/memory/lib/utils/shared/mss_generic_consts.H b/src/import/generic/memory/lib/utils/shared/mss_generic_consts.H index 68d46b02..8e2a62f7 100644 --- a/src/import/generic/memory/lib/utils/shared/mss_generic_consts.H +++ b/src/import/generic/memory/lib/utils/shared/mss_generic_consts.H @@ -177,6 +177,7 @@ enum generic_ffdc_codes SET_MRANKS = 0x102A, SET_HOST_TO_DDR_SPEED_RATIO = 0x102B, SET_ATTR_HOST_TO_DDR_SPEED_RATIO = 0x102C, + CCS_INST_CONFIGURE_RANK = 0x102D, SET_DIMM_RANKS_CNFG = 0x1039, DDIMM_RAWCARD_DECODE = 0x103a, INIT_RANK_INFO = 0x103B, diff --git a/src/import/generic/procedures/xml/error_info/generic_error.xml b/src/import/generic/procedures/xml/error_info/generic_error.xml index 65c38176..6e357974 100644 --- a/src/import/generic/procedures/xml/error_info/generic_error.xml +++ b/src/import/generic/procedures/xml/error_info/generic_error.xml @@ -240,6 +240,20 @@ </hwpError> <hwpError> + <rc>RC_MSS_INVALID_RANK</rc> + <description> + Invalid rank passed into function + </description> + <ffdc>FUNCTION</ffdc> + <ffdc>RANK</ffdc> + <ffdc>PORT_TARGET</ffdc> + <callout> + <procedure>CODE</procedure> + <priority>HIGH</priority> + </callout> + </hwpError> + + <hwpError> <rc>RC_MSS_INVALID_TIMING_VALUE</rc> <description>Invalid value calculated for timing value based on MTB and FTB from SPD.</description> <ffdc>VALUE</ffdc> |