summaryrefslogtreecommitdiffstats
path: root/drivers/pinctrl/sh-pfc
Commit message (Expand)AuthorAgeFilesLines
* pinctrl: sh-pfc: Unlock on error in sh_pfc_func_set_mux()Dan Carpenter2019-09-121-2/+4
* pinctrl: sh-pfc: Include the right headerLinus Walleij2019-08-231-1/+1
* pinctrl: sh-pfc: Rollback to mux if required when the gpio is freedYoshihiro Shimoda2019-08-231-0/+15
* pinctrl: sh-pfc: Remove incomplete flag "cfg->type"Yoshihiro Shimoda2019-08-121-26/+0
* pinctrl: sh-pfc: Add new flags into struct sh_pfc_pin_configYoshihiro Shimoda2019-08-121-1/+13
* pinctrl: sh-pfc: Use dev_notice_once() instead of open-codingGeert Uytterhoeven2019-08-081-7/+2
* Merge tag 'pinctrl-v5.3-1' of git://git.kernel.org/pub/scm/linux/kernel/git/l...Linus Torvalds2019-07-1323-1059/+1245
|\
| * pinctrl: sh-pfc: Remove obsolete SH_PFC_PIN_NAMED*() macrosGeert Uytterhoeven2019-06-041-16/+0
| * pinctrl: sh-pfc: sh73a0: Use new macros for non-GPIO pinsGeert Uytterhoeven2019-06-041-7/+12
| * pinctrl: sh-pfc: r8a77990: Use new macros for non-GPIO pinsGeert Uytterhoeven2019-06-041-46/+41
| * pinctrl: sh-pfc: r8a77965: Use new macros for non-GPIO pinsGeert Uytterhoeven2019-06-041-156/+151
| * pinctrl: sh-pfc: r8a7796: Use new macros for non-GPIO pinsGeert Uytterhoeven2019-06-041-156/+151
| * pinctrl: sh-pfc: r8a7795: Use new macros for non-GPIO pinsGeert Uytterhoeven2019-06-041-159/+154
| * pinctrl: sh-pfc: r8a7795-es1: Use new macros for non-GPIO pinsGeert Uytterhoeven2019-06-041-170/+163
| * pinctrl: sh-pfc: r8a7790: Use new macros for non-GPIO pinsGeert Uytterhoeven2019-06-041-15/+19
| * pinctrl: sh-pfc: r8a7778: Use new macros for non-GPIO pinsGeert Uytterhoeven2019-06-041-13/+16
| * pinctrl: sh-pfc: emev2: Use new macros for non-GPIO pinsGeert Uytterhoeven2019-06-041-36/+34
| * pinctrl: sh-pfc: Add new non-GPIO helper macrosGeert Uytterhoeven2019-06-041-0/+56
| * pinctrl: sh-pfc: r8a7778: Use common PORT_GP_CFG_27() macroGeert Uytterhoeven2019-05-211-17/+1
| * pinctrl: sh-pfc: Add PORT_GP_27 helper macroGeert Uytterhoeven2019-05-211-2/+6
| * pinctrl: sh-pfc: r8a77965: Add TPU pins, groups and functionsGeert Uytterhoeven2019-05-211-0/+42
| * pinctrl: sh-pfc: r8a7796: Add TPU pins, groups and functionsGeert Uytterhoeven2019-05-211-2/+44
| * pinctrl: sh-pfc: r8a7795: Add TPU pins, groups and functionsGeert Uytterhoeven2019-05-211-0/+42
| * pinctrl: sh-pfc: r8a7795-es1: Add TPU pins, groups and functionsGeert Uytterhoeven2019-05-211-0/+42
| * pinctrl: sh-pfc: r8a77970: Remove MMC_{CD,WP}Geert Uytterhoeven2019-05-211-22/+2
| * pinctrl: sh-pfc: Move PIN_NONE to shared header fileGeert Uytterhoeven2019-05-217-194/+189
| * pinctrl: sh-pfc: Add SH_PFC_PIN_CFG_PULL_UP_DOWN shorthandGeert Uytterhoeven2019-05-2110-35/+27
| * pinctrl: sh-pfc: Rename 2-parameter CPU_ALL_PORT() variantGeert Uytterhoeven2019-05-2117-19/+19
| * pinctrl: sh-pfc: Validate pin tables at runtimeGeert Uytterhoeven2019-05-211-0/+29
| * pinctrl: sh-pfc: Add check for empty pinmux groups/functionsGeert Uytterhoeven2019-05-211-1/+12
| * pinctrl: sh-pfc: Mark run-time debug code __initGeert Uytterhoeven2019-05-211-7/+7
| * pinctrl: sh-pfc: Correct printk level of group reference warningGeert Uytterhoeven2019-05-211-2/+2
* | treewide: fix typos of SPDX-License-IdentifierMasahiro Yamada2019-06-011-1/+1
|/
* pinctrl: sh-pfc: r8a77965: Add I2C{0,3,5} pins, groups and functionsTakeshi Kihara2019-04-041-24/+87
* pinctrl: sh-pfc: r8a7796: Remove placeholder I2C pin dataUlrich Hecht2019-04-041-5/+0
* pinctrl: sh-pfc: r8a77970: Fix spacingGeert Uytterhoeven2019-04-041-6/+6
* pinctrl: sh-pfc: rcar-gen3: Rename SEL_NDFC to SEL_NDFTakeshi Kihara2019-04-023-35/+35
* pinctrl: sh-pfc: rcar-gen3: Rename SEL_ADG_{A,B,C} to SEL_ADG{A,B,C}Takeshi Kihara2019-04-023-33/+33
* pinctrl: sh-pfc: rcar-gen3: Rename RTS{0,1,3,4}# pin function definitionsTakeshi Kihara2019-04-025-76/+76
* pinctrl: sh-pfc: rcar-gen3: Remove CC5_OSCOUT pinTakeshi Kihara2019-04-026-12/+6
* pinctrl: sh-pfc: rcar-gen3: Remove HDMI CEC pins, groups, and functionsTakeshi Kihara2019-04-024-97/+26
* pinctrl: sh-pfc: r8a77990: Fix MOD_SEL1 bit30 when using SSI_SCK2 and SSI_WS2Takeshi Kihara2019-04-021-11/+9
* pinctrl: sh-pfc: r8a77990: Fix MOD_SEL1 bit31 when using SIM0_DTakeshi Kihara2019-04-021-5/+4
* pinctrl: sh-pfc: r8a77990: Fix MOD_SEL0 bit16 when using NFALE and NFRB_NTakeshi Kihara2019-04-021-2/+2
* pinctrl: sh-pfc: Improve PINMUX_IPSR_PHYS() documentationGeert Uytterhoeven2019-04-021-2/+2
* pinctrl: sh-pfc: Validate enum IDs for regs with variable-width fieldsGeert Uytterhoeven2019-04-022-0/+13
* pinctrl: sh-pfc: Validate enum IDs for regs with fixed-width fieldsGeert Uytterhoeven2019-04-021-2/+6
* pinctrl: sh-pfc: Absorb enum IDs in PINMUX_DATA_REG() macroGeert Uytterhoeven2019-04-0216-420/+420
* pinctrl: sh-pfc: Absorb enum IDs in PINMUX_CFG_REG_VAR() macroGeert Uytterhoeven2019-04-0218-402/+572
* pinctrl: sh-pfc: Absorb enum IDs in PINMUX_CFG_REG() macroGeert Uytterhoeven2019-04-0232-1128/+1137
OpenPOWER on IntegriCloud