summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/msm/disp/dpu1
Commit message (Expand)AuthorAgeFilesLines
* drm/msm/dpu: Allow UBWC on NV12Fritz Koenig2020-01-121-0/+2
* drm: msm: Quiet down plane errors in atomic_checkJohn Stultz2020-01-121-6/+6
* drm/msm/dpu: Remove unneeded semicolon in dpu_encoder.czhengbin2020-01-021-1/+1
* drm/msm/dpu: Remove unneeded semicolon in dpu_plane.czhengbin2020-01-021-1/+1
* drm/msm/dpu: Remove unnecessary NULL checksDrew Davenport2020-01-022-96/+17
* drm/msm/dpu: Remove unreachable codeDrew Davenport2020-01-021-2/+0
* drm/msm/dpu: Remove unnecessary NULL checkDrew Davenport2020-01-021-95/+60
* drm/msm/dpu: Remove unnecessary NULL checksDrew Davenport2020-01-021-10/+3
* drm/msm/dpu: Remove unnecessary NULL checksDrew Davenport2020-01-021-4/+2
* drm/msm/dpu: Remove unnecessary NULL checksDrew Davenport2020-01-023-17/+13
* msm:disp:dpu1: Fix core clk rate in display driverShubhashree Dhar2020-01-021-0/+1
* msm:disp:dpu1: add scaler support on SC7180 displayShubhashree Dhar2020-01-025-12/+39
* msm:disp:dpu1: add mixer selection for display topologyKalyan Thota2020-01-023-3/+21
* msm:disp:dpu1: setup display datapath for SC7180 targetKalyan Thota2020-01-026-5/+159
* msm:disp:dpu1: add support for display for SC7180 targetKalyan Thota2020-01-024-12/+185
* msm: disp: dpu1: add support to access hw irqs regs depending on revisionShubhashree Dhar2020-01-024-6/+21
* drm/msm/dpu: Add UBWC support for RGB8888 formatsFritz Koenig2020-01-022-0/+20
* drm/msm/dpu: Mark various data tables as constStephen Boyd2020-01-0214-58/+58
* drm/msm/dpu: ignore NULL clocksRob Clark2020-01-021-19/+7
* Merge tag 'drm-msm-next-2019-11-05' of https://gitlab.freedesktop.org/drm/msm...Dave Airlie2019-12-029-176/+39
|\
| * drm/msm: Sanitize the modeset_is_locked checks in dpuSean Paul2019-10-102-1/+9
| * drm/msm/dpu: Remove set but not used variables 'mode', 'dpu_kms', 'priv'zhengbin2019-10-071-3/+0
| * drm/msm/dpu: Remove set but not used variables 'cmd_enc', 'priv'zhengbin2019-10-071-11/+0
| * drm/msm/dpu: Remove set but not used variables 'dpu_cstate', 'priv'zhengbin2019-10-071-4/+0
| * drm/msm/dpu: Remove set but not used variable 'priv' in dpu_core_irq.czhengbin2019-10-071-6/+0
| * drm/msm/dpu: Remove set but not used variable 'priv' in dpu_encoder_phys_vid.czhengbin2019-10-071-2/+0
| * drm/msm/dpu: Remove set but not used variable 'priv' in dpu_kms.czhengbin2019-10-071-4/+0
| * drm/msm: Remove unused function argumentsDrew Davenport2019-10-071-8/+2
| * drm/msm/dpu: Remove unnecessary NULL checksDrew Davenport2019-10-073-41/+1
| * drm/msm/dpu: Remove unnecessary NULL checksDrew Davenport2019-10-077-45/+19
| * drm/msm/dpu: Remove unnecessary NULL checksDrew Davenport2019-10-072-8/+3
| * drm/msm/dpu: Remove unnecessary NULL checksDrew Davenport2019-10-077-36/+14
| * drm/msm/dpu: Remove unused macroDrew Davenport2019-10-071-4/+0
| * drm/msm/dpu: Remove unused variablesDrew Davenport2019-10-072-12/+0
* | Merge drm/drm-next into drm-misc-nextMaxime Ripard2019-10-0317-234/+201
|\|
| * drm/msm/dpu: async commit supportRob Clark2019-09-034-38/+33
| * drm/msm: split power control from prepare/complete_commitRob Clark2019-09-031-3/+14
| * drm/msm: add kms->flush_commit()Rob Clark2019-09-031-0/+6
| * drm/msm: convert kms->complete_commit() to crtc_maskRob Clark2019-09-033-25/+6
| * drm/msm: add kms->wait_flush()Rob Clark2019-09-031-1/+10
| * drm/msm/dpu: handle_frame_done() from vblank irqRob Clark2019-09-032-23/+9
| * drm/msm/dpu: add real wait_for_commit_done()Rob Clark2019-09-031-1/+21
| * drm/msm/dpu: unwind async commit handlingRob Clark2019-09-035-55/+36
| * drm/msm/dpu: remove unused argRob Clark2019-09-033-4/+3
| * drm/msm/dpu: remove some impossible error checkingRob Clark2019-09-036-45/+0
| * drm/msm/dpu: add rotation propertyRob Clark2019-09-031-0/+20
| * drm/msm/dpu: remove stray "\n"Rob Clark2019-09-031-1/+1
| * drm/msm/dpu: fix "frame done" timeoutsRob Clark2019-09-034-33/+38
| * drm/msm/dpu: remove dpu_mdss:hwversionRob Clark2019-09-031-5/+0
| * drm/msm/dpu: Drop unused GPIO codeLinus Walleij2019-09-033-9/+5
OpenPOWER on IntegriCloud