Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | clk: sprd: add missing kfree | Chunyan Zhang | 2019-09-17 | 1 | -0/+2 |
| | | | | | | | | | | | The number of config registers for different pll clocks probably are not same, so we have to use malloc, and should free the memory before return. Fixes: 3e37b005580b ("clk: sprd: add adjustable pll support") Signed-off-by: Chunyan Zhang <chunyan.zhang@unisoc.com> Signed-off-by: Chunyan Zhang <zhang.lyra@gmail.com> Link: https://lkml.kernel.org/r/20190905103009.27166-1-zhang.lyra@gmail.com Signed-off-by: Stephen Boyd <sboyd@kernel.org> | ||||
* | clk: sprd: add adjustable pll support | Chunyan Zhang | 2017-12-21 | 1 | -0/+266 |
Introduced a common adjustable pll clock driver for Spreadtrum SoCs. Signed-off-by: Chunyan Zhang <chunyan.zhang@spreadtrum.com> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org> |