summaryrefslogtreecommitdiffstats
path: root/arch/x86/mm/tlb.c
Commit message (Expand)AuthorAgeFilesLines
...
* x86/mm: Get rid of VM_BUG_ON in switch_tlb_irqs_off()Andy Lutomirski2017-09-131-1/+21
* x86/mm/64: Fix an incorrect warning with CONFIG_DEBUG_VM=y, !PCIDAndy Lutomirski2017-09-101-1/+1
* x86/mm: Reinitialize TLB state on hotplug and resumeAndy Lutomirski2017-09-061-0/+44
* x86/mm: Implement PCID based optimization: try to preserve old TLB entries us...Andy Lutomirski2017-07-251-16/+64
* x86/mm: Provide general kernel support for memory encryptionTom Lendacky2017-07-181-2/+2
* x86/mm: Stop calling leave_mm() in idle codeAndy Lutomirski2017-07-051-17/+3
* x86/mm: Rework lazy TLB mode and TLB freshness trackingAndy Lutomirski2017-07-051-79/+118
* x86/mm: Track the TLB's tlb_gen and update the flushing algorithmAndy Lutomirski2017-07-051-7/+95
* x86/mm: Give each mm TLB flush generation a unique IDAndy Lutomirski2017-07-051-2/+4
* x86/mm: Delete a big outdated comment about TLB flushingAndy Lutomirski2017-06-301-36/+0
* x86/mm: Don't reenter flush_tlb_func_common()Andy Lutomirski2017-06-301-2/+15
* x86/ldt: Simplify the LDT switching logicAndy Lutomirski2017-06-221-18/+2
* x86/mm: Be more consistent wrt PAGE_SHIFT vs PAGE_SIZE in tlb flush codeAndy Lutomirski2017-06-051-3/+2
* x86/mm: Rework lazy TLB to track the actual loaded mmAndy Lutomirski2017-06-051-108/+108
* x86/mm: Remove the UP asm/tlbflush.h code, always use the (formerly) SMP codeAndy Lutomirski2017-06-051-15/+2
* x86/mm: Use new merged flush logic in arch_tlbbatch_flush()Andy Lutomirski2017-06-051-6/+2
* x86/mm: Refactor flush_tlb_mm_range() to merge local and remote casesAndy Lutomirski2017-06-051-65/+48
* x86/mm: Change the leave_mm() condition for local TLB flushesAndy Lutomirski2017-06-051-1/+1
* x86/mm: Pass flush_tlb_info to flush_tlb_others() etcAndy Lutomirski2017-06-051-32/+32
* mm, x86/mm: Make the batched unmap TLB flush API more genericAndy Lutomirski2017-05-241-0/+17
* x86/mm: Reduce indentation in flush_tlb_func()Andy Lutomirski2017-05-241-16/+18
* x86/mm: Reimplement flush_tlb_page() using flush_tlb_mm_range()Andy Lutomirski2017-05-241-27/+0
* x86/mm: Fix flush_tlb_page() on XenAndy Lutomirski2017-04-261-3/+1
* x86/mm: Make flush_tlb_mm_range() more predictableAndy Lutomirski2017-04-261-5/+7
* x86/mm: Remove flush_tlb() and flush_tlb_current_task()Andy Lutomirski2017-04-261-17/+0
* x86/mm/64: Enable vmapped stacks (CONFIG_HAVE_ARCH_VMAP_STACK=y)Andy Lutomirski2016-08-241-0/+15
* x86/mm: Audit and remove any unnecessary uses of module.hPaul Gortmaker2016-07-141-1/+1
* x86/mm, sched/core: Turn off IRQs in switch_mm()Andy Lutomirski2016-04-281-0/+10
* x86/mm, sched/core: Uninline switch_mm()Andy Lutomirski2016-04-281-0/+102
* x86/mm: Build arch/x86/mm/tlb.c even on !SMPAndy Lutomirski2016-04-281-0/+4
* mm/rmap: batched invalidations should use existing apiNadav Amit2016-04-011-1/+1
* x86/mm: TLB_REMOTE_SEND_IPI should count pagesNadav Amit2016-04-011-3/+9
* x86/mm: Add barriers and document switch_mm()-vs-flush synchronizationAndy Lutomirski2016-01-111-3/+26
* x86, mm: trace when an IPI is about to be sentMel Gorman2015-09-041-0/+1
* x86/mm: Add parenthesis for TLB tracepoint size calculationDave Hansen2015-07-211-1/+1
* x86: Store a per-cpu shadow copy of CR4Andy Lutomirski2015-02-041-3/+0
* x86/mm: Fix sparse 'tlb_single_page_flush_ceiling' warning and make the varia...Jeremiah Mahler2014-08-101-1/+1
* x86/mm: Fix RCU splat from new TLB tracepointsDave Hansen2014-08-081-1/+7
* x86/mm: Set TLB flush tunable to sane value (33)Dave Hansen2014-07-311-2/+11
* x86/mm: New tunable for single vs full TLB flushDave Hansen2014-07-311-0/+46
* x86/mm: Add tracepoints for TLB flushesDave Hansen2014-07-311-2/+9
* x86/mm: Unify remote INVLPG codeDave Hansen2014-07-311-2/+2
* x86/mm: Fix missed global TLB flush statDave Hansen2014-07-311-8/+7
* x86/mm: Rip out complicated, out-of-date, buggy TLB flushingDave Hansen2014-07-311-76/+11
* x86/mm: Clean up the TLB flushing codeDave Hansen2014-07-311-12/+11
* x86/mm: Eliminate redundant page table walk during TLB range flushingMel Gorman2014-01-251-27/+1
* x86/mm: Clean up inconsistencies when flushing TLB rangesMel Gorman2014-01-251-6/+6
* mm, x86: Account for TLB flushes only when debuggingMel Gorman2014-01-251-7/+7
* mm: vmstats: track TLB flush stats on UP tooDave Hansen2013-09-111-3/+1
* mm: vmstats: tlb flush countersDave Hansen2013-09-111-4/+14
OpenPOWER on IntegriCloud