index
:
talos-op-linux
master
Talos™ II Linux sources for OpenPOWER
Raptor Computing Systems
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
arch
/
sparc64
/
kernel
/
tsb.S
Commit message (
Expand
)
Author
Age
Files
Lines
*
[SPARC64]: %l6 trap return handling no longer necessary.
David S. Miller
2008-04-24
1
-1
/
+1
*
[SPARC64]: store-init needs trailing membar.
David S. Miller
2007-03-19
1
-0
/
+1
*
Remove obsolete #include <linux/config.h>
Jörn Engel
2006-06-30
1
-1
/
+0
*
[SPARC64]: Add a secondary TSB for hugepage mappings.
David S. Miller
2006-03-22
1
-50
/
+160
*
[SPARC64]: Optimized TSB table initialization.
David S. Miller
2006-03-20
1
-0
/
+69
*
[SPARC64]: Fix and re-enable dynamic TSB sizing.
David S. Miller
2006-03-20
1
-1
/
+70
*
[SPARC64]: Simplify TSB insert checks.
David S. Miller
2006-03-20
1
-14
/
+0
*
[SPARC64]: Fix _PAGE_EXEC handling.
David S. Miller
2006-03-20
1
-0
/
+9
*
[SPARC64]: More TLB/TSB handling fixes.
David S. Miller
2006-03-20
1
-6
/
+11
*
[SPARC64]: Fix some SUN4V TLB handling bugs.
David S. Miller
2006-03-20
1
-3
/
+3
*
[SPARC64]: Do not write garbage into %pstate in tsb_context_switch().
David S. Miller
2006-03-20
1
-1
/
+7
*
[SPARC64]: Deal with PTE layout differences in SUN4V.
David S. Miller
2006-03-20
1
-4
/
+5
*
[SPARC64]: Simplify sun4v TLB handling using macros.
David S. Miller
2006-03-20
1
-10
/
+8
*
[SPARC64]: Fix hypervisor call arg passing.
David S. Miller
2006-03-20
1
-3
/
+3
*
[SPARC64]: Hypervisor TSB context switching.
David S. Miller
2006-03-20
1
-15
/
+27
*
[SPARC64]: Implement sun4v TSB miss handlers.
David S. Miller
2006-03-20
1
-2
/
+5
*
[SPARC64]: Rename gl_{1,2}insn_patch --> sun4v_{1,2}insn_patch
David S. Miller
2006-03-20
1
-6
/
+6
*
[SPARC64]: Initial sun4v TLB miss handling infrastructure.
David S. Miller
2006-03-20
1
-13
/
+76
*
[SPARC64]: Sanitize %pstate writes for sun4v.
David S. Miller
2006-03-20
1
-2
/
+10
*
[SPARC64]: Refine register window trap handling.
David S. Miller
2006-03-20
1
-1
/
+0
*
[SPARC64]: Add explicit register args to trap state loading macros.
David S. Miller
2006-03-20
1
-8
/
+1
*
[SPARC64]: Access TSB with physical addresses when possible.
David S. Miller
2006-03-20
1
-5
/
+30
*
[SPARC64]: Fix too early reference to %g6
David S. Miller
2006-03-20
1
-2
/
+5
*
[SPARC64]: Kill PROM locked TLB entry preservation code.
David S. Miller
2006-03-20
1
-7
/
+0
*
[SPARC64]: Use sparc64_highest_unlocked_tlb_ent in __tsb_context_switch()
David S. Miller
2006-03-20
1
-6
/
+8
*
[SPARC64]: Preload TSB entries from update_mmu_cache().
David S. Miller
2006-03-20
1
-0
/
+17
*
[SPARC64]: Add infrastructure for dynamic TSB sizing.
David S. Miller
2006-03-20
1
-34
/
+21
*
[SPARC64]: TSB refinements.
David S. Miller
2006-03-20
1
-0
/
+11
*
[SPARC64]: Elminate all usage of hard-coded trap globals.
David S. Miller
2006-03-20
1
-6
/
+20
*
[SPARC64]: Move away from virtual page tables, part 1.
David S. Miller
2006-03-20
1
-0
/
+169