summaryrefslogtreecommitdiffstats
path: root/arch/mips/mm
Commit message (Expand)AuthorAgeFilesLines
* MIPS: tlbex: Avoid unnecessary _PAGE_PRESENT shiftsJames Hogan2015-06-211-6/+17
* MIPS: tlbex: Fix broken offsets on r2 without XPAJames Hogan2015-06-211-4/+8
* MIPS: tlbex.c: Remove new instance of __cpuinitdata that crept back inPaul Gortmaker2015-06-211-1/+1
* MIPS: c-r4k: Remove legacy __cpuinit section that crept inPaul Gortmaker2015-06-211-1/+1
* MIPS: BCM77xx: Remove legacy __cpuinit{,data} sections that crept inPaul Gortmaker2015-06-211-1/+1
* MIPS: tlb-r3k: Optimise a TLBWI barrier in TLB invalidationMaciej W. Rozycki2015-06-211-2/+2
* MIPS: tlb-r3k: Move CP0.Wired register initialisation to `tlb_init'Maciej W. Rozycki2015-06-212-5/+8
* MIPS: tlb-r3k: Also invalidate wired TLB entries on bootMaciej W. Rozycki2015-06-211-11/+13
* MIPS: c-r4k: Fix typo in probe_scache()Joshua Kinard2015-06-061-1/+1
* MIPS: tlb-r4k: Fix PG_ELPA commentJames Hogan2015-05-151-1/+1
* Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2015-04-177-67/+148
|\
| * Merge branch '4.0-fixes' into mips-for-linux-nextRalf Baechle2015-04-134-54/+119
| |\
| | * Revert "MIPS: Avoid pipeline stalls on some MIPS32R2 cores."Ralf Baechle2015-04-101-19/+2
| | * MIPS: Fix race condition in lazy cache flushing.Lars Persson2015-03-251-0/+12
| | * Revert "MIPS: Remove race window in page fault handling"Lars Persson2015-03-251-19/+8
| | * MIPS: Add support for XPA.Steven J. Hill2015-03-193-14/+95
| | * MIPS: Rearrange PTE bits into fixed positions.Steven J. Hill2015-03-181-2/+2
| * | MIPS: c-r4k.c: Fix the 74K D-cache alias erratum workaroundMaciej W. Rozycki2015-04-021-8/+15
| * | MIPS: Add R16000 detectionJoshua Kinard2015-04-014-4/+11
| * | MIPS: DMA: Implement platform hook to perform post-DMA cache flushes.Ralf Baechle2015-04-011-1/+3
| |/
* | mm: expose arch_mmap_rnd when availableKees Cook2015-04-141-2/+2
* | mips: extract logic for mmap_rnd()Kees Cook2015-04-141-8/+16
|/
* Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2015-02-219-41/+104
|\
| * MIPS: mm: Remove dead macro definitionsAndreas Ruprecht2015-02-202-16/+0
| * MIPS: OCTEON: Implement DCache errata workaround for all CN6XXXDavid Daney2015-02-201-1/+1
| * MIPS: Add set/clear CP0 macros for PageGrain registerSteven J. Hill2015-02-201-3/+3
| * MIPS: mm: scache: Add secondary cache support for MIPS R6 coresMarkos Chandras2015-02-172-2/+4
| * MIPS: mm: c-r4k: Set the correct ISA levelMarkos Chandras2015-02-171-1/+1
| * MIPS: mm: tlbex: Use cpu_has_mips_r2_exec_hazard for the EHB instructionLeonid Yegoshin2015-02-171-3/+3
| * MIPS: mm: page: Add MIPS R6 supportMarkos Chandras2015-02-171-4/+26
| * MIPS: mm: Add MIPS R6 instruction encodingsLeonid Yegoshin2015-02-161-0/+32
| * MIPS: mm: uasm: Add signed 9-bit immediate related macrosLeonid Yegoshin2015-02-161-1/+12
| * MIPS: Add cases for CPU_QEMU_GENERICLeonid Yegoshin2015-02-163-0/+3
| * MIPS: mm: Add debug information for userland SIGSEGV signals.Markos Chandras2015-02-161-9/+20
* | mm: gup: use get_user_pages_unlocked within get_user_pages_fastAndrea Arcangeli2015-02-111-5/+3
* | mm/hugetlb: reduce arch dependent code around follow_huge_*Naoya Horiguchi2015-02-111-18/+0
* | Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2015-02-061-0/+2
|\ \
| * | MIPS: Fix C0_Pagegrain[IEC] support.David Daney2015-01-311-0/+2
| |/
* | vm: add VM_FAULT_SIGSEGV handling supportLinus Torvalds2015-01-291-0/+2
|/
* Merge tag 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/borntr...Linus Torvalds2014-12-201-1/+1
|\
| * mips/gup: Replace ACCESS_ONCE with READ_ONCEChristian Borntraeger2014-12-181-1/+1
* | Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2014-12-1111-31/+87
|\ \
| * | MIPS: Add MFHC0 and MTHC0 instructions to uasm.Steven J. Hill2014-11-242-6/+10
| * | MIPS: Replace use of phys_t with phys_addr_t.Ralf Baechle2014-11-241-9/+9
| * | MIPS: Replace MIPS-specific 64BIT_PHYS_ADDR with generic PHYS_ADDR_T_64BITRalf Baechle2014-11-244-12/+12
| * | MIPS: mm: Only build one microassembler that is suitableMaciej W. Rozycki2014-11-241-3/+7
| * | MIPS: BMIPS: Add special cache handling in c-r4k.cKevin Cernekee2014-11-241-0/+43
| * | MIPS: DMA: Explain the lack of special handling for R14000/R16000.Ralf Baechle2014-11-241-0/+5
| * | MIPS: Remove useless parenthesesRalf Baechle2014-11-241-1/+1
* | | MIPS: tlbex: Fix potential HTW race on TLBL/M/S handlersLeonid Yegoshin2014-11-271-1/+9
|/ /
OpenPOWER on IntegriCloud