diff options
| author | Mika Westerberg <mika.westerberg@linux.intel.com> | 2012-04-05 12:15:17 +0300 |
|---|---|---|
| committer | Grant Likely <grant.likely@secretlab.ca> | 2012-04-05 21:39:02 -0700 |
| commit | f5f93117f4ac24b8493cda67e6a1443517d26845 (patch) | |
| tree | 0245bf2c9947ec40d82aaae81be5ecede22bfa29 /drivers/gpio/gpio-langwell.c | |
| parent | b3e35af2b0ea9ad1618e01f40a1ffee83333ef35 (diff) | |
| download | talos-op-linux-f5f93117f4ac24b8493cda67e6a1443517d26845.tar.gz talos-op-linux-f5f93117f4ac24b8493cda67e6a1443517d26845.zip | |
gpio/langwell: clear IRQ edge detect registers at init
The boot firmware might leave the registers configured causing interrupts
to happen even when no handler for them is yet registered. Fix this by
clearing the IRQ edge detect registers at init.
Signed-off-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: Grant Likely <grant.likely@secretlab.ca>
Diffstat (limited to 'drivers/gpio/gpio-langwell.c')
| -rw-r--r-- | drivers/gpio/gpio-langwell.c | 21 |
1 files changed, 21 insertions, 0 deletions
diff --git a/drivers/gpio/gpio-langwell.c b/drivers/gpio/gpio-langwell.c index bc15ae3d7cf2..52f00d3cf667 100644 --- a/drivers/gpio/gpio-langwell.c +++ b/drivers/gpio/gpio-langwell.c @@ -263,6 +263,24 @@ static void lnw_irq_handler(unsigned irq, struct irq_desc *desc) chip->irq_eoi(data); } +static void lnw_irq_init_hw(struct lnw_gpio *lnw) +{ + void __iomem *reg; + unsigned base; + + for (base = 0; base < lnw->chip.ngpio; base += 32) { + /* Clear the rising-edge detect register */ + reg = gpio_reg(&lnw->chip, base, GRER); + writel(0, reg); + /* Clear the falling-edge detect register */ + reg = gpio_reg(&lnw->chip, base, GFER); + writel(0, reg); + /* Clear the edge detect status register */ + reg = gpio_reg(&lnw->chip, base, GEDR); + writel(~0, reg); + } +} + #ifdef CONFIG_PM static int lnw_gpio_runtime_resume(struct device *dev) { @@ -371,6 +389,9 @@ static int __devinit lnw_gpio_probe(struct pci_dev *pdev, dev_err(&pdev->dev, "langwell gpiochip_add error %d\n", retval); goto err4; } + + lnw_irq_init_hw(lnw); + irq_set_handler_data(pdev->irq, lnw); irq_set_chained_handler(pdev->irq, lnw_irq_handler); for (i = 0; i < lnw->chip.ngpio; i++) { |
