summaryrefslogtreecommitdiffstats
path: root/drivers/clk/microchip/clk-pic32mzda.c
diff options
context:
space:
mode:
authorColin Ian King <colin.king@canonical.com>2019-10-23 12:28:09 +0100
committerMaxime Ripard <mripard@kernel.org>2019-10-29 08:42:52 +0100
commitcdfc2e2086bf9c465f44e2db25561373b084a113 (patch)
tree5541768f3b3232aa5f38ba3bd77e5e4194e45d34 /drivers/clk/microchip/clk-pic32mzda.c
parentafdc74ed2d57e86c10b1d6831339770a802bab9a (diff)
downloadtalos-op-linux-cdfc2e2086bf9c465f44e2db25561373b084a113.tar.gz
talos-op-linux-cdfc2e2086bf9c465f44e2db25561373b084a113.zip
clk: sunxi-ng: a80: fix the zero'ing of bits 16 and 18
The zero'ing of bits 16 and 18 is incorrect. Currently the code is masking with the bitwise-and of BIT(16) & BIT(18) which is 0, so the updated value for val is always zero. Fix this by bitwise and-ing value with the correct mask that will zero bits 16 and 18. Addresses-Coverity: (" Suspicious &= or |= constant expression") Fixes: b8eb71dcdd08 ("clk: sunxi-ng: Add A80 CCU") Signed-off-by: Colin Ian King <colin.king@canonical.com> Signed-off-by: Maxime Ripard <mripard@kernel.org>
Diffstat (limited to 'drivers/clk/microchip/clk-pic32mzda.c')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud