diff options
author | Michael Ellerman <mpe@ellerman.id.au> | 2018-07-24 01:07:53 +1000 |
---|---|---|
committer | Michael Ellerman <mpe@ellerman.id.au> | 2018-08-08 00:32:26 +1000 |
commit | dc8c6cce9a26a51fc19961accb978217a3ba8c75 (patch) | |
tree | 75f562f61ee297460146b92ec50d1b13bfe8bddd /arch/powerpc/include/asm/security_features.h | |
parent | 06d0bbc6d0f56dacac3a79900e9a9a0d5972d818 (diff) | |
download | talos-op-linux-dc8c6cce9a26a51fc19961accb978217a3ba8c75.tar.gz talos-op-linux-dc8c6cce9a26a51fc19961accb978217a3ba8c75.zip |
powerpc/64s: Add new security feature flags for count cache flush
Add security feature flags to indicate the need for software to flush
the count cache on context switch, and for the presence of a hardware
assisted count cache flush.
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Diffstat (limited to 'arch/powerpc/include/asm/security_features.h')
-rw-r--r-- | arch/powerpc/include/asm/security_features.h | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/arch/powerpc/include/asm/security_features.h b/arch/powerpc/include/asm/security_features.h index 44989b22383c..a0d47bc18a5c 100644 --- a/arch/powerpc/include/asm/security_features.h +++ b/arch/powerpc/include/asm/security_features.h @@ -59,6 +59,9 @@ static inline bool security_ftr_enabled(unsigned long feature) // Indirect branch prediction cache disabled #define SEC_FTR_COUNT_CACHE_DISABLED 0x0000000000000020ull +// bcctr 2,0,0 triggers a hardware assisted count cache flush +#define SEC_FTR_BCCTR_FLUSH_ASSIST 0x0000000000000800ull + // Features indicating need for Spectre/Meltdown mitigations @@ -74,6 +77,9 @@ static inline bool security_ftr_enabled(unsigned long feature) // Firmware configuration indicates user favours security over performance #define SEC_FTR_FAVOUR_SECURITY 0x0000000000000200ull +// Software required to flush count cache on context switch +#define SEC_FTR_FLUSH_COUNT_CACHE 0x0000000000000400ull + // Features enabled by default #define SEC_FTR_DEFAULT \ |