summaryrefslogtreecommitdiffstats
path: root/arch/mips
diff options
context:
space:
mode:
authorZhou Yanjie <zhouyanjie@cduestc.edu.cn>2019-01-25 02:22:15 +0800
committerPaul Burton <paul.burton@mips.com>2019-01-25 11:19:37 -0800
commit1ca1c87f91d9dc50d6a38e2177b2032996e7901c (patch)
treed7b67b5629dc27f225b923f2a4de46d8999c9392 /arch/mips
parent70999ec1c9d3f783a7232973cfc26971e5732758 (diff)
downloadtalos-op-linux-1ca1c87f91d9dc50d6a38e2177b2032996e7901c.tar.gz
talos-op-linux-1ca1c87f91d9dc50d6a38e2177b2032996e7901c.zip
DTS: CI20: Fix bugs in ci20's device tree.
According to the Schematic, the hardware of ci20 leads to uart3, but not to uart2. Uart2 is miswritten in the original code. Signed-off-by: Zhou Yanjie <zhouyanjie@cduestc.edu.cn> Signed-off-by: Paul Burton <paul.burton@mips.com> Cc: linux-mips <linux-mips@vger.kernel.org> Cc: linux-kernel <linux-kernel@vger.kernel.org> Cc: devicetree@vger.kernel.org Cc: robh+dt@kernel.org Cc: ralf@linux-mips.org Cc: jhogan@kernel.org Cc: mark.rutland@arm.com Cc: malat@debian.org Cc: ezequiel@collabora.co.uk Cc: ulf.hansson@linaro.org Cc: syq <syq@debian.org> Cc: jiaxun.yang <jiaxun.yang@flygoat.com>
Diffstat (limited to 'arch/mips')
-rw-r--r--arch/mips/boot/dts/ingenic/ci20.dts8
1 files changed, 4 insertions, 4 deletions
diff --git a/arch/mips/boot/dts/ingenic/ci20.dts b/arch/mips/boot/dts/ingenic/ci20.dts
index 50cff3cbcc6d..4f7b1fa31cf5 100644
--- a/arch/mips/boot/dts/ingenic/ci20.dts
+++ b/arch/mips/boot/dts/ingenic/ci20.dts
@@ -76,7 +76,7 @@
status = "okay";
pinctrl-names = "default";
- pinctrl-0 = <&pins_uart2>;
+ pinctrl-0 = <&pins_uart3>;
};
&uart4 {
@@ -196,9 +196,9 @@
bias-disable;
};
- pins_uart2: uart2 {
- function = "uart2";
- groups = "uart2-data", "uart2-hwflow";
+ pins_uart3: uart3 {
+ function = "uart3";
+ groups = "uart3-data", "uart3-hwflow";
bias-disable;
};
OpenPOWER on IntegriCloud