1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/occ_405/occ_service_codes.h $ */
/* */
/* OpenPOWER OnChipController Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2011,2016 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
#ifndef _OCC_SERVICE_CODES_H_
#define _OCC_SERVICE_CODES_H_
#include <comp_ids.h>
// Error log reason codes.
enum occReasonCode
{
/// Generic OCC firmware error log with extended srcs.
INTERNAL_FAILURE = 0x00,
/// Informational periodic call home log
GEN_CALLHOME_LOG = 0x01,
/// Failure within the OCC Complex of the processor
PREP_FOR_RESET = 0x02,
/// Invalid Input Data received from FSP
INVALID_INPUT_DATA = 0x03,
/// Oversubscription was asserted
OVERSUB_ALERT = 0x05,
/// Failure to maintain a hard power cap
POWER_CAP_FAILURE = 0x06,
/// Fans are in full speed
FAN_FULL_SPEED = 0x08,
/// Timed out reading a FRU temperature
FRU_TEMP_TIMEOUT = 0x09,
/// Processor reached error threshold
PROC_ERROR_TEMP = 0x10,
/// Timed out reading processor temperature
PROC_TEMP_TIMEOUT = 0x11,
// OCI write did not retain value
OCI_WRITE_FAILURE = 0x12,
/// Processor SCOM failure
PROC_SCOM_ERROR = 0x16,
/// Any failure coming from the SSX RTOS code
SSX_GENERIC_FAILURE = 0x17,
/// Failure to handshake with an external fw entity (HB, FSP, PHYP, etc)
EXTERNAL_INTERFACE_FAILURE = 0x18,
/// VRM reached error threshold (VR_HOT asserted)
VRM_ERROR_TEMP = 0x20,
/// Timed out reading VR_FAN signal from VRM
VRM_VRFAN_TIMEOUT = 0x21,
/// VR_FAN signal from VRM has been asserted
VRM_VRFAN_ASSERTED = 0x22,
/// DIMM reached error threshold
DIMM_ERROR_TEMP = 0x30,
/// Frequency limited due to oversubscription condition
OVERSUB_LIMIT_ALERT = 0x33,
/// Invalid configuration data (MRW, etc.)
INVALID_CONFIG_DATA = 0x34,
/// Centaur reached error threshold
CENT_ERROR_TEMP = 0x40,
/// Centaur in-band scom failure
CENT_SCOM_ERROR = 0x41,
/// Centaur FIR bit set
CENT_LFIR_ERROR = 0x42,
/// Throttle in nominal or turbo mode due to the bulk power limit being reached with both power supplies good
PCAP_THROTTLE_POWER_LIMIT = 0x61,
/// Firmware Failure: equivalent to assertion failures
INTERNAL_FW_FAILURE = 0xA0,
/// Failure within the OCC Complex of the processor
INTERNAL_HW_FAILURE = 0xB0,
/// OCC GPE halted due to checkstop
OCC_GPE_HALTED = 0xB1,
/// PMC Failure
PMC_FAILURE = 0xB2,
/// Data passed as an argument or returned from a function is invalid
INTERNAL_INVALID_INPUT_DATA = 0xB3,
/// A core was not at the expected frequency
TARGET_FREQ_FAILURE = 0xB4,
/// RTL detected a system checkstop
OCC_SYSTEM_HALTED = 0xB5,
/// Request to read APSS data failed.
APSS_GPE_FAILURE = 0xC0,
/// Connector overcurrent pin still asserted.
CONNECTOR_OC_PINS_WARNING = 0xC1,
CONNECTOR_OC_PINS_FAILURE = 0xC2,
/// Slave OCC failed to receive new APSS data over a short time interval
APSS_SLV_SHORT_TIMEOUT = 0xC3,
/// Slave OCC failed to receive new APSS data over a long time interval
APSS_SLV_LONG_TIMEOUT = 0xC4,
/// APSS failed to return data or returned bad data over a long time interval
APSS_HARD_FAILURE = 0xC5,
/// Request to read redundant APSS data failed
REDUNDANT_APSS_GPE_FAILURE = 0xCB,
/// Request to read DIMM data failed.
DIMM_GPE_FAILURE = 0xD0,
MEMORY_INIT_FAILED = 0xD1,
DIMM_INVALID_STATE = 0xD2,
/// Success!
OCC_SUCCESS_REASON_CODE = 0xFF,
};
// Extended reason codes
enum occExtReasonCode
{
OCC_NO_EXTENDED_RC = 0x0000,
ERC_GENERIC_TIMEOUT = 0x0001,
ERC_INVALID_INPUT_DATA = 0x0002,
ERC_MMU_MAP_FAILURE = 0x0003,
ERC_MMU_UNMAP_FAILURE = 0x0004,
ERC_BCE_REQUEST_CREATE_FAILURE = 0x0005,
ERC_BCE_REQUEST_SCHEDULE_FAILURE = 0x0006,
ERC_RUNNING_SEM_PENDING_FAILURE = 0x0007,
ERC_RUNNING_SEM_POSTING_FAILURE = 0x0008,
ERC_WAKEUP_SEM_PENDING_FAILURE = 0x0009,
ERC_WAKEUP_SEM_POSTING_FAILURE = 0x000a,
ERC_FINISHED_SEM_PENDING_FAILURE = 0x000b,
ERC_FINISHED_SEM_POSTING_FAILURE = 0x000c,
ERC_CALLER_SEM_POSTING_FAILURE = 0x000d,
ERC_CREATE_SEM_FAILURE = 0x000e,
ERC_LOW_CORE_GPE_REQUEST_CREATE_FAILURE = 0x000f,
ERC_HIGH_CORE_GPE_REQUEST_CREATE_FAILURE = 0x0010,
ERC_SSX_IRQ_SETUP_FAILURE = 0x0012,
ERC_SSX_IRQ_HANDLER_SET_FAILURE = 0x0013,
ERC_PPC405_WD_SETUP_FAILURE = 0x0014,
ERC_OCB_WD_SETUP_FAILURE = 0x0015,
ERC_ARG_POINTER_FAILURE = 0x0016,
ERC_PSS_GPIO_INIT_FAIL = 0x0017,
ERC_PSS_COMPOSITE_MODE_FAIL = 0x0019,
ERC_PROC_CONTROL_TASK_FAILURE = 0x001a,
ERC_CENTAUR_PORE_FLEX_CREATE_FAILURE = 0x0021,
ERC_CENTAUR_PORE_FLEX_SCHEDULE_FAILURE = 0x0022,
ERC_CENTAUR_INTERNAL_FAILURE = 0x0023,
ERC_APSS_GPIO_OUT_OF_RANGE_FAILURE = 0x0024,
ERC_APSS_GPIO_DUPLICATED_FAILURE = 0x0025,
ERC_APSS_ADC_OUT_OF_RANGE_FAILURE = 0x0026,
ERC_APSS_ADC_DUPLICATED_FAILURE = 0x0027,
ERC_STATE_FROM_OBS_TO_STB_FAILURE = 0x0028,
ERC_STATE_FROM_STB_TO_OBS_FAILURE = 0x0029,
ERC_STATE_HEARTBEAT_CFG_FAILURE = 0x0080,
ERC_AMEC_PCAPS_MISMATCH_FAILURE = 0x002A,
ERC_AMEC_UNDER_PCAP_FAILURE = 0x002B,
ERC_AMEC_SLAVE_OVS_STATE = 0x002D,
ERC_AMEC_SLAVE_POWERCAP = 0x002E,
ERC_AMEC_PROC_ERROR_OVER_TEMPERATURE = 0x002F,
ERC_APLT_INIT_FAILURE = 0x0030,
ERC_APLT_START_VERSION_MISMATCH = 0x0031,
ERC_APLT_START_CHECKSUM_MISMATCH = 0x0032,
ERC_CMDH_MBOX_REQST_FAILURE = 0x0040,
ERC_CMDH_INTERNAL_FAILURE = 0x0041,
ERC_CMDH_THRM_DATA_MISSING = 0x0042,
ERC_CMDH_IPS_DATA_MISSING = 0x0043,
ERC_CMDH_INVALID_ATTN_DATA = 0x0044,
ERC_CHIP_IDS_INVALID = 0x0050,
ERC_GETSCOM_FAILURE = 0x0051,
ERC_GETSCOM_TPC_GP0_FAILURE = 0x0052,
ERC_PNOR_OWNERSHIP_NOT_AVAILABLE = 0x0053,
ERC_HOMER_MAIN_ACCESS_ERROR = 0x0060,
ERC_HOMER_MAIN_SSX_ERROR = 0x0061,
ERC_APSS_SCHEDULE_FAILURE = 0x0062,
ERC_APSS_COMPLETE_FAILURE = 0x0063,
ERC_PROC_CONTROL_INIT_FAILURE = 0x0064,
ERC_PROC_PSTATE_INSTALL_FAILURE = 0x0065,
ERC_PROC_CORE_DATA_EMPATH_ERROR = 0x0066,
ERC_BCE_REQ_CREATE_READ_FAILURE = 0x0070,
ERC_BCE_REQ_SCHED_READ_FAILURE = 0x0071,
ERC_BCE_REQ_CREATE_INPROG_FAILURE = 0x0072,
ERC_BCE_REQ_SCHED_INPROG_FAILURE = 0x0073,
ERC_BCE_REQ_CREATE_WRITE_FAILURE = 0x0074,
ERC_BCE_REQ_SCHED_WRITE_FAILURE = 0x0075,
ERC_DIMM_SCHEDULE_FAILURE = 0x0080,
ERC_DIMM_COMPLETE_FAILURE = 0x0081,
ERC_MEM_CONTROL_SCHEDULE_FAILURE = 0x0080,
ERC_MEM_CONTROL_COMPLETE_FAILURE = 0x0081,
ERC_FW_ZERO_FREQ_LIMIT = 0x0090,
};
// Error log Module Ids
enum occModuleId
{
MAIN_MID = MAIN_COMP_ID | 0x01,
MAIN_THRD_ROUTINE_MID = MAIN_COMP_ID | 0x02,
MAIN_THRD_TIMER_MID = MAIN_COMP_ID | 0x03,
MAIN_THRD_SEM_INIT_MID = MAIN_COMP_ID | 0x04,
MAIN_STATE_TRANSITION_MID = MAIN_COMP_ID | 0x05,
MAIN_MODE_TRANSITION_MID = MAIN_COMP_ID | 0x06,
MAIN_SYSTEM_HALTED_MID = MAIN_COMP_ID | 0x07,
OCC_IRQ_SETUP = MAIN_COMP_ID | 0x08,
PMC_HW_ERROR_ISR = MAIN_COMP_ID | 0x09,
GETSCOM_FFDC_MID = MAIN_COMP_ID | 0x0a,
PUTSCOM_FFDC_MID = MAIN_COMP_ID | 0x0b,
HMON_ROUTINE_MID = MAIN_COMP_ID | 0x0c,
AMEC_VERIFY_FREQ_MID = MAIN_COMP_ID | 0x0d,
FIR_DATA_MID = MAIN_COMP_ID | 0x0e,
CMDH_DBUG_MID = MAIN_COMP_ID | 0x0f,
I2C_LOCK_UPDATE = MAIN_COMP_ID | 0x10,
};
enum occUserDataType
{
OCC_FULL_ELOG_TYPE = 0x0000, // complete error log data
};
enum occUserDataVersion
{
OCC_FULL_ELOG_TYPE_VER1 = 0x0001, // complete error log data ver 1
};
#endif /* #ifndef _OCC_SERVICE_CODES_H_ */
|
