diff options
author | William Bryan <wilbryan@us.ibm.com> | 2018-01-03 12:30:29 -0600 |
---|---|---|
committer | William A. Bryan <wilbryan@us.ibm.com> | 2018-03-27 11:57:42 -0400 |
commit | bd605ba0a030b3490f0edebd8fb704722b6eab0d (patch) | |
tree | 34fc7b10f06fef7baf9d101f78b816a6129753d8 /src/occ_405/amec/amec_sys.h | |
parent | c8538f3c894d5f28f688f7a081507c3ef14d6c24 (diff) | |
download | talos-occ-bd605ba0a030b3490f0edebd8fb704722b6eab0d.tar.gz talos-occ-bd605ba0a030b3490f0edebd8fb704722b6eab0d.zip |
Memory Throttle Sensors
RTC:131184
Change-Id: I2582a1eb9d599f700182f17047cc95accad03725
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/51407
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Andres A. Lugo-Reyes <aalugore@us.ibm.com>
Reviewed-by: Martha Broyles <mbroyles@us.ibm.com>
Reviewed-by: William A. Bryan <wilbryan@us.ibm.com>
Diffstat (limited to 'src/occ_405/amec/amec_sys.h')
-rwxr-xr-x | src/occ_405/amec/amec_sys.h | 13 |
1 files changed, 9 insertions, 4 deletions
diff --git a/src/occ_405/amec/amec_sys.h b/src/occ_405/amec/amec_sys.h index bcb11b8..95260d6 100755 --- a/src/occ_405/amec/amec_sys.h +++ b/src/occ_405/amec/amec_sys.h @@ -5,7 +5,7 @@ /* */ /* OpenPOWER OnChipController Project */ /* */ -/* Contributors Listed Below - COPYRIGHT 2011,2017 */ +/* Contributors Listed Below - COPYRIGHT 2011,2018 */ /* [+] International Business Machines Corp. */ /* */ /* */ @@ -254,9 +254,11 @@ typedef struct // Sub-structures under MemCtl amec_centaur_t centaur; - // Sensors - sensor_t mrd2ms; - sensor_t mwr2ms; + // Performance Sensors + sensor_t mrd; + sensor_t mwr; + sensor_t memspstat; + sensor_t memsp; } amec_memctl_t; @@ -390,6 +392,9 @@ typedef struct // Memory Throttle Sent Last time to DIMM Throttle Register dimm_n_value_t current_dimm_n_values[NUM_NIMBUS_MC_PAIRS][MAX_NUM_MCU_PORTS]; + // M Values for NM Throttling Control (counts DRAM clock cycles) + dimm_m_value_t dimm_m_values[NUM_NIMBUS_MC_PAIRS][MAX_NUM_MCU_PORTS]; + // Current Memory Power Control values (applied last through GPE1) uint8_t current_mem_pwr_ctl; |