summaryrefslogtreecommitdiffstats
path: root/board/freescale/mpc8641hpcn/ddr.c
Commit message (Expand)AuthorAgeFilesLines
* powerpc/mpc8xxx: Merge entries in DDR speed tableYork Sun2011-10-091-96/+69
* powerpc/mpc85xx: Display a warning for unsupported DDR data ratesYork Sun2011-07-111-0/+5
* powerpc/8xxx: Refactor fsl_ddr_get_spd into common code from boardKumar Gala2011-04-041-30/+0
* powerpc/8xxx: Replace fsl_ddr_get_mem_data_rate with get_ddr_freq()Kumar Gala2011-04-041-6/+1
* fsl-ddr: use the 1T timing as default configurationDave Liu2009-01-231-0/+2
* Coding Style cleanup, update CHANGELOGWolfgang Denk2008-11-021-8/+8
* Add DDR options setting on MPC8641HPCN boardHaiying Wang2008-10-181-36/+110
* Pass dimm parameters to populate populate controller optionsHaiying Wang2008-10-181-1/+4
* FSL DDR: Convert MPC8641HPCN to new DDR code.Kumar Gala2008-08-271-0/+88
OpenPOWER on IntegriCloud