summaryrefslogtreecommitdiffstats
path: root/arch
Commit message (Expand)AuthorAgeFilesLines
* x86: ivybridge: Move lpc_enable() into gma.cSimon Glass2016-01-244-9/+4
* x86: ivybridge: Use driver model PCI API in sata.cSimon Glass2016-01-241-49/+45
* x86: ivybridge: Use the SATA driver to do the initSimon Glass2016-01-243-10/+8
* x86: ivybridge: Drop the unused bd82x6x_init_extra()Simon Glass2016-01-243-18/+0
* x86: ivybridge: Do the SATA init before relocationSimon Glass2016-01-245-11/+36
* x86: ivybridge: Drop unnecessary northbridge setupSimon Glass2016-01-241-20/+0
* x86: ivybridge: Use driver model PCI API in bd82x6x.cSimon Glass2016-01-242-16/+7
* x86: ivybridge: Move northbridge and PCH init into driversSimon Glass2016-01-243-47/+12
* x86: Bring up northbridge, pch and lpc after the CPUsSimon Glass2016-01-241-2/+18
* x86: Don't show an error when the MRC cache is up to dateSimon Glass2016-01-241-1/+5
* x86: Make x86_init_cpus() staticSimon Glass2016-01-242-3/+1
* x86: ivybridge: Move early init code into northbridge.cSimon Glass2016-01-243-82/+67
* x86: ivybridge: Drop the dead MTRR codeSimon Glass2016-01-241-10/+0
* x86: ivybridge: Set up the thermal target correctlySimon Glass2016-01-241-11/+10
* x86: ivybridge: Move CPU init code into the driverSimon Glass2016-01-243-22/+4
* x86: ivybridge: Use common CPU init codeSimon Glass2016-01-242-52/+76
* x86: ivybridge: Move GPIO init to the LPC init() methodSimon Glass2016-01-242-4/+3
* x86: ivybridge: Move sandybridge init to the lpc probe() methodSimon Glass2016-01-242-17/+18
* x86: ivybridge: Move graphics init much laterSimon Glass2016-01-243-78/+76
* x86: ivybridge: Probe the LPC in CPU initSimon Glass2016-01-241-3/+2
* x86: ivybridge: Rename lpc_init() to lpc_init_extra()Simon Glass2016-01-243-3/+3
* x86: ivybridge: Move LPC and PCH init into northbridge probe()Simon Glass2016-01-241-23/+24
* x86: ivybridge: Move northbridge init into the probe() methodSimon Glass2016-01-242-14/+21
* x86: ivybridge: Add a driver for the bd82x6x northbridgeSimon Glass2016-01-242-0/+25
* dm: x86: Add a northbridge uclassSimon Glass2016-01-242-0/+16
* x86: ivybridge: Rename bd82x6x_init()Simon Glass2016-01-244-3/+11
* x86: ivybridge: Move more init to the probe() functionSimon Glass2016-01-242-43/+43
* x86: ivybridge: Move lpc_early_init() to probe()Simon Glass2016-01-244-28/+26
* x86: ivybridge: Set up the LPC device using driver modelSimon Glass2016-01-244-1/+15
* dm: x86: Drop the weak cpu_irq_init() functionSimon Glass2016-01-242-17/+0
* dm: x86: queensbay: Add an interrupt driverSimon Glass2016-01-244-39/+67
* dm: x86: quark: Add an interrupt driverSimon Glass2016-01-244-27/+51
* x86: Use the IRQ device when setting up the mptableSimon Glass2016-01-242-19/+11
* dm: x86: Add a common PIRQ init functionSimon Glass2016-01-242-1/+13
* dm: x86: Set up interrupt routing from interrupt_init()Simon Glass2016-01-247-25/+12
* dm: x86: Create a driver for x86 interruptsSimon Glass2016-01-241-0/+25
* dm: x86: spi: Convert ICH SPI driver to driver model PCI APISimon Glass2016-01-2412-326/+425
* dm: Expand the uclass for Platform Controller Hubs (PCH)Simon Glass2016-01-242-31/+0
* rockchip: Add support for Raxda Rock 2Simon Glass2016-01-213-0/+13
* rockchip: rock2: dts: Make changes for U-BootSimon Glass2016-01-211-0/+21
* rockchip: rock2: Bring in device tree files from LinuxSimon Glass2016-01-212-0/+458
* rockchip: dts: Sync up SPDIF node with LinuxSimon Glass2016-01-211-0/+21
* rockchip: jerry: Enable EDP and HDMI video outputSimon Glass2016-01-212-0/+6
* rockchip: spl: Support full-speed CPU in SPLSimon Glass2016-01-215-0/+64
* rockchip: jerry: Fix the SDRAM timingSimon Glass2016-01-211-1/+1
* rockchip: spl: Drop MMC support code when not neededSimon Glass2016-01-211-2/+4
* rockchip: Tidy up the register-access macrosSimon Glass2016-01-211-3/+4
* rockchip: sdram: Use syscon_get_first_range() where possibleSimon Glass2016-01-211-14/+3
* rockchip: sdram: Tidy up a few commentsSimon Glass2016-01-211-2/+2
* rockchip: Add a simple 'clock' commandSimon Glass2016-01-211-0/+24
OpenPOWER on IntegriCloud