summaryrefslogtreecommitdiffstats
path: root/arch/x86/cpu
Commit message (Expand)AuthorAgeFilesLines
* x86: Add SD/MMC support to quark/galileoBin Meng2015-02-061-0/+11
* x86: Add SPI support to quark/galileoBin Meng2015-02-061-0/+17
* x86: quark: Initialize non-standard BARsBin Meng2015-02-061-0/+46
* x86: quark: Call MRC in dram_init()Bin Meng2015-02-061-2/+97
* x86: quark: Enable the Memory Reference Code buildBin Meng2015-02-061-0/+1
* x86: quark: Add System Memory Controller supportBin Meng2015-02-062-0/+3210
* x86: quark: Add utility codes needed for MRCBin Meng2015-02-064-0/+2068
* x86: quark: Add Memory Reference Code (MRC) main routinesBin Meng2015-02-061-0/+204
* x86: quark: Bypass TSC calibrationBin Meng2015-02-061-0/+5
* x86: Enable the Intel quark/galileo buildBin Meng2015-02-061-0/+1
* x86: Add basic Intel Quark processor supportBin Meng2015-02-065-0/+282
* x86: quark: Add Cache-As-RAM initializationBin Meng2015-02-061-0/+105
* x86: quark: Add routines to access message bus registersBin Meng2015-02-061-0/+77
* x86: Add support for Intel Minnowboard MaxSimon Glass2015-02-067-0/+337
* x86: Allow FSP Kconfig settings for all x86Simon Glass2015-02-061-38/+0
* x86: mmc: Move common FSP functions into a common fileSimon Glass2015-02-063-72/+3
* x86: Make CAR and DRAM FSP code commonSimon Glass2015-02-053-206/+1
* x86: Move common FSP code into a common locationSimon Glass2015-02-056-413/+5
* x86: video: Allow video ROM execution to fall back to the other methodSimon Glass2015-02-051-1/+2
* x86: Rename MMCONF_BASE_ADDRESS and make it common across x86Simon Glass2015-02-051-1/+1
* x86: ivybridge: Drop the Kconfig MRC cache informationSimon Glass2015-01-241-28/+0
* x86: config: Enable hook for saving MRC configurationSimon Glass2015-01-241-0/+5
* x86: Implement a cache for Memory Reference Code parametersSimon Glass2015-01-243-0/+410
* x86: Use ipchecksum from net/Simon Glass2015-01-243-60/+4
* x86: Fix various code format issues in start16.SBin Meng2015-01-231-10/+10
* x86: Test mtrr support flag before accessing mtrr msrBin Meng2015-01-231-0/+12
* x86: Save mtrr support flag in global dataBin Meng2015-01-231-0/+7
* x86: Add missing DECLARE_GLOBAL_DATA_PTR for mtrr.cBin Meng2015-01-231-0/+2
* x86: coreboot: Configure pci memory regionsBin Meng2015-01-131-2/+28
* x86: coreboot: Move coreboot-specific defines from coreboot.h to KconfigBin Meng2015-01-131-0/+15
* x86: coreboot: Set up timer base correctlyBin Meng2015-01-131-13/+20
* x86: fsp: Drop get_hob_type() and get_hob_length()Bin Meng2015-01-132-7/+7
* x86: ivybridge: Update microcode early in bootSimon Glass2015-01-133-10/+34
* x86: Disable CAR before relocation on platforms that need itSimon Glass2015-01-131-0/+8
* x86: ivybridge: Add a way to turn off the CARSimon Glass2015-01-131-0/+46
* x86: ivybridge: Request MTRRs for DRAM regionsSimon Glass2015-01-131-0/+10
* x86: ivybridge: Set up an MTRR for the video frame bufferSimon Glass2015-01-131-0/+7
* x86: Add support for MTRRsSimon Glass2015-01-134-18/+98
* x86: ivybridge: Drop support for ROM cachingSimon Glass2015-01-131-25/+0
* x86: ivybridge: Only run the Video BIOS when video is enabledSimon Glass2015-01-131-1/+8
* x86: Simplify the fsp hob access functionsBin Meng2015-01-122-62/+72
* pci: Make pci apis usable before relocationBin Meng2015-01-121-4/+4
* x86: Support pci bus scan in the early phaseBin Meng2015-01-121-0/+1
* x86: Add missing DECLARE_GLOBAL_DATA_PTR for pci.cBin Meng2015-01-121-0/+2
* x86: Clean up the FSP support codesBin Meng2014-12-183-144/+129
* x86: crownbay: Add SDHCI supportBin Meng2014-12-182-1/+48
* x86: crownbay: Add SPI flash supportBin Meng2014-12-181-1/+25
* x86: Use consistent name XXX_ADDR for binary blob flash addressBin Meng2014-12-184-5/+5
* x86: Add queensbay and crownbay Kconfig filesBin Meng2014-12-181-0/+79
* x86: Enable the queensbay cpu directory buildBin Meng2014-12-181-0/+1
OpenPOWER on IntegriCloud