summaryrefslogtreecommitdiffstats
path: root/arch/x86/cpu/ivybridge
Commit message (Expand)AuthorAgeFilesLines
* x86: Call lapic_setup() in interrupt_init()Bin Meng2016-05-231-2/+0
* x86: Unify reserve_arch() for all x86 boardsBin Meng2016-05-231-5/+0
* x86: Drop asm/acpi.hBin Meng2016-05-233-3/+0
* dm: Rename disk uclass to ahciSimon Glass2016-05-172-2/+2
* x86: ivybridge: Convert to use the common SDRAM codeSimon Glass2016-03-171-311/+83
* x86: Move common PCH code into a common placeSimon Glass2016-03-172-31/+17
* x86: ivybridge: Show microcode version for each coreSimon Glass2016-03-171-1/+2
* x86: Move common MRC Kconfig options to the common fileSimon Glass2016-03-171-26/+1
* x86: Move Intel Management Engine code to a common placeSimon Glass2016-03-175-318/+3
* x86: Move common CPU code to its own placeSimon Glass2016-03-171-74/+6
* x86: Move common LPC code to its own placeSimon Glass2016-03-172-83/+6
* x86: Add the root-complex block to common intel registersSimon Glass2016-03-172-2/+5
* x86: Create a common header for Intel register accessSimon Glass2016-03-174-3/+7
* x86: Move microcode code to a common locationSimon Glass2016-03-173-168/+1
* x86: Move cache-as-RAM code into a common locationSimon Glass2016-03-172-242/+0
* x86: Add some more common MSR indexesSimon Glass2016-03-171-2/+3
* dm: Use uclass_first_device_err() where it is usefulSimon Glass2016-03-144-18/+10
* x86: Add Intel Cougar Canyon 2 boardBin Meng2016-02-211-0/+4
* x86: ivybridge: bd82x6x: Support FSP enabled configurationBin Meng2016-02-212-1/+5
* x86: ivybridge: Add FSP supportBin Meng2016-02-214-0/+79
* x86: pch: Implement get_gpio_base opBin Meng2016-02-051-0/+33
* dm: pch: Rename get_sbase op to get_spi_baseBin Meng2016-02-051-2/+2
* dm: pch: Remove pch_get_version opBin Meng2016-02-051-6/+0
* x86: ivybridge: Use syscon for the GMA deviceSimon Glass2016-01-243-12/+11
* x86: Set up a shared syscon numbering schemaSimon Glass2016-01-242-4/+5
* x86: ivybridge: Drop the SMM-locking codeSimon Glass2016-01-241-57/+0
* x86: ivybridge: Drop XHCI supportSimon Glass2016-01-242-33/+0
* x86: ivybridge: Drop special EHCI initSimon Glass2016-01-243-33/+0
* x86: ivybridge: Sort out the calls to bridge_silicon_revision()Simon Glass2016-01-242-41/+39
* x86: ivybridge: Move code from pch.c to bd82x6x.cSimon Glass2016-01-243-127/+129
* x86: ivybridge: Convert pch.c to use DM PCI APISimon Glass2016-01-243-27/+39
* x86: ivybridge: Convert report_platform to DM PCI APISimon Glass2016-01-242-6/+7
* x86: ivybridge: Convert SDRAM init to use driver modelSimon Glass2016-01-242-33/+55
* x86: ivybridge: Convert sdram_initialise() to use DM PCI APISimon Glass2016-01-241-9/+10
* x86: ivybridge: Convert dram_init() to use DM PCI APISimon Glass2016-01-241-14/+25
* x86: ivybridge: Convert enable_usb_bar() to use DM PCI APISimon Glass2016-01-241-17/+17
* x86: ivybridge: Use the I2C driver to perform SMbus initSimon Glass2016-01-241-36/+3
* x86: ivybridge: Convert lpc init code to DM PCI APISimon Glass2016-01-241-63/+66
* x86: ivybridge: Drop the special PCI driverSimon Glass2016-01-242-47/+0
* x86: ivybridge: Move LPC init into the LPC probe() methodSimon Glass2016-01-242-12/+9
* x86: ivybridge: Move lpc_enable() into gma.cSimon Glass2016-01-243-8/+4
* x86: ivybridge: Use driver model PCI API in sata.cSimon Glass2016-01-241-49/+45
* x86: ivybridge: Use the SATA driver to do the initSimon Glass2016-01-242-9/+8
* x86: ivybridge: Drop the unused bd82x6x_init_extra()Simon Glass2016-01-242-17/+0
* x86: ivybridge: Do the SATA init before relocationSimon Glass2016-01-243-3/+27
* x86: ivybridge: Drop unnecessary northbridge setupSimon Glass2016-01-241-20/+0
* x86: ivybridge: Use driver model PCI API in bd82x6x.cSimon Glass2016-01-241-13/+7
* x86: ivybridge: Move northbridge and PCH init into driversSimon Glass2016-01-242-46/+12
* x86: ivybridge: Move early init code into northbridge.cSimon Glass2016-01-243-82/+67
* x86: ivybridge: Drop the dead MTRR codeSimon Glass2016-01-241-10/+0
OpenPOWER on IntegriCloud