summaryrefslogtreecommitdiffstats
path: root/arch/mips/lib/cache_init.S
Commit message (Expand)AuthorAgeFilesLines
* MIPS: sync processor and register definitions with linux-4.4Daniel Schwierzeck2016-01-161-8/+8
* MIPS: clear TagLo select 2 during cache initPaul Burton2015-01-291-2/+8
* MIPS: allow systems to skip loads during cache initPaul Burton2015-01-291-6/+13
* MIPS: inline mips_init_[id]cache functionsPaul Burton2015-01-291-58/+28
* MIPS: refactor cache loops to a macroPaul Burton2015-01-291-17/+13
* MIPS: refactor L1 cache config reads to a macroPaul Burton2015-01-291-56/+41
* MIPS: unify cache initialization codePaul Burton2015-01-291-0/+277
OpenPOWER on IntegriCloud