summaryrefslogtreecommitdiffstats
path: root/arch/mips/cpu/mips32/cache.S
Commit message (Expand)AuthorAgeFilesLines
* MIPS: unify cache initialization codePaul Burton2015-01-291-273/+0
* MIPS: avoid .set ISA for cache operationsPaul Burton2015-01-291-13/+5
* mips32: detect L1 cache sizes if they're not definedPaul Burton2013-11-091-13/+77
* MIPS: mips32/cache.S: use v1 register for indirect function callsGabor Juhos2013-07-241-4/+4
* MIPS: mips32/cache.S: store cache line size in t8 registerGabor Juhos2013-07-241-3/+3
* MIPS: mips32/cache.S: save return address in t9 registerGabor Juhos2013-07-241-1/+1
* MIPS: mips32/cache.S: remove superfluous register assignmentGabor Juhos2013-07-241-2/+1
* Add GPL-2.0+ SPDX-License-Identifier to source filesWolfgang Denk2013-07-241-17/+1
* MIPS: don't use camel-case styleZhi-zhou Zhang2012-10-161-5/+5
* MIPS: fix inconsistency in config option for cache operation modeDaniel Schwierzeck2012-04-021-1/+5
* MIPS: Coding style cleanups on common assembly filesShinya Kuribayashi2011-05-071-43/+38
* MIPS: Remove mips_cache_lock() featureShinya Kuribayashi2011-05-071-93/+0
* MIPS: Move content of arch/mips/cpu to arch/mips/cpu/mips32Daniel Schwierzeck2011-04-021-0/+328
OpenPOWER on IntegriCloud