summaryrefslogtreecommitdiffstats
path: root/arch/arm/cpu
Commit message (Expand)AuthorAgeFilesLines
* arm: mxs: Fix vectoring table craftingMarek Vasut2013-06-031-3/+22
* arm: vf610: Add Vybrid VF610 CPU supportAlison Wang2013-06-033-0/+469
* Merge branch 'u-boot-ti/master' into 'u-boot-arm/master'Albert ARIBAUD2013-05-1117-91/+234
|\
| * ARM: OMAP: Add arch_cpu_init functionSRICHARAN R2013-05-101-0/+11
| * ARM: OMAP: Cleanup boot parameters usageSRICHARAN R2013-05-103-66/+23
| * ARM: OMAP: Correct save_boot_params and replace with 'C' functionSRICHARAN R2013-05-101-6/+44
| * ARM: OMAP4/5: Make OMAPx_SRAM_SCRATCH_ defines commonSRICHARAN R2013-05-106-8/+10
| * am33xx: Fix warning with CONFIG_DISPLAY_CPUINFOTom Rini2013-05-101-5/+1
| * da850: provide davinci_enable_uart0Eric Benard2013-05-101-0/+8
| * ARM: OMAP5: Fix warm reset with USB cable connectedLokesh Vutla2013-05-104-0/+26
| * OMAP5: USB: hsusbtll_clkctrl has to be in hw_auto for USB to workLubomir Popov2013-05-101-1/+1
| * arm: omap: emif: Fix DDR3 init after warm resetLokesh Vutla2013-05-101-3/+8
| * OMAP5: I2C: Enable i2c5 clocksLubomir Popov2013-05-101-0/+1
| * am33xx: add pll and clock support for TI814x CPSWMatt Porter2013-05-101-2/+101
* | Merge branch 'u-boot-imx/master' into 'u-boot-arm/master'Albert ARIBAUD2013-05-1116-521/+255
|\ \
| * | arm: mxs: Add LCDIF clock configuration functionMarek Vasut2013-05-061-0/+93
| * | arm: mxs: Preprocess u-boot.bd so they contain full pathMarek Vasut2013-05-063-4/+14
| * | arm: mx23: Fix VDDMEM misconfigurationMarek Vasut2013-05-062-20/+42
| * | mxs: Explain why some mx23 DDR registers are not configuredFabio Estevam2013-05-061-0/+9
| * | mx23: Operate DDR voltage supply at 2.5VFabio Estevam2013-05-061-2/+2
| * | imx: mx5: Remove legacy iomux supportBenoît Thébaudeau2013-05-052-187/+1
| * | imx: mx35: Remove legacy iomux supportBenoît Thébaudeau2013-05-052-115/+0
| * | imx: mx25: Remove legacy iomux supportBenoît Thébaudeau2013-05-051-117/+0
| * | arm: mx5: Add NAND clock handlingMarek Vasut2013-05-051-2/+12
| * | mxs: spl_mem_init: Change EMI port priorityFabio Estevam2013-05-051-1/+1
| * | mxs: spl_mem_init: Skip the initialization of some DRAM_CTL registersFabio Estevam2013-05-051-2/+15
| * | mxs: spl_mem_init: Remove erroneous DDR settingFabio Estevam2013-05-051-4/+0
| * | mxs: spl_mem_init: Fix comment about start bitFabio Estevam2013-05-051-1/+1
| * | Add mxc_ocotp driverBenoît Thébaudeau2013-04-281-0/+14
| * | imx: Homogenize and fix fuse register definitionsBenoît Thébaudeau2013-04-281-2/+2
| * | mx23: Put back RAM voltage level to its original valueFabio Estevam2013-04-281-2/+2
| * | mx5: Define a common get_board_rev()Fabio Estevam2013-04-251-0/+7
| * | mtd: mxs_nand: Add support for i.MX6Stefan Roese2013-04-221-0/+7
| * | imx: Move some i.MX common functions into the imx-common directoryStefan Roese2013-04-221-63/+0
| * | imx: Move some header files from arch-mxs to imx-commonStefan Roese2013-04-221-1/+1
| * | mx6: Add solo-lite variant supportFabio Estevam2013-04-221-2/+36
| * | Merge branch 'next'Stefano Babic2013-04-211-2/+2
| |\ \
| | * | mx35 iomux: correct offsets of IOMUX registersPhilip Paeps2013-04-161-2/+2
* | | | Merge branch 'u-boot-pxa/master' into 'u-boot-arm/master'Albert ARIBAUD2013-05-113-15/+1
|\ \ \ \
| * | | | pxa: Add weak attribute to reset_cpu() functionŁukasz Dałek2013-05-051-1/+1
| * | | | lib: consolidate hang()Andreas Bießmann2013-05-012-14/+0
| |/ / /
* | | | fpga: zynq: Add support for loading bitstreamMichal Simek2013-05-061-0/+35
| |_|/ |/| |
* | | net: gem: Fix gem driver on 1Gbps LANMichal Simek2013-04-301-0/+26
* | | zynq: Move scutimer baseaddr to hardware.hMichal Simek2013-04-301-1/+2
* | | arm: zynq: U-Boot udelay < 1000 FIXDavid Andrey2013-04-301-9/+37
|/ /
* | exynos: Correct use of 64-bit divisionSimon Glass2013-04-171-1/+6
* | Tegra: Split tegra_get_chip_type() into soc & sku funcsTom Warren2013-04-154-34/+65
* | Tegra: Fix MSELECT clock divisors for T30/T114.Tom Warren2013-04-152-8/+6
* | Tegra114: Initialize System Counter (TSC) with osc frequencyTom Warren2013-04-154-0/+33
* | Tegra: Configure L2 cache control reg properly.Tom Warren2013-04-153-8/+51
OpenPOWER on IntegriCloud