summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--doc/README.mips4
1 files changed, 0 insertions, 4 deletions
diff --git a/doc/README.mips b/doc/README.mips
index f4f770b99f..b28f6285cc 100644
--- a/doc/README.mips
+++ b/doc/README.mips
@@ -39,8 +39,6 @@ TODOs
* Secondary cache support missing
- * Centralize the link directive files
-
* Initialize TLB entries redardless of their use
* R2000/R3000 class parts are not supported
@@ -51,8 +49,6 @@ TODOs
initialized in board specific assembler language before the cache init
code is run -- that is, initialize the DRAM in lowlevel_init().
- * get rid of CONFIG_MANUAL_RELOC
-
* centralize/share more CPU code of MIPS32, MIPS64 and XBurst
* support Qemu Malta
OpenPOWER on IntegriCloud