diff options
| author | Stefan Roese <sr@denx.de> | 2007-08-14 14:44:41 +0200 |
|---|---|---|
| committer | Stefan Roese <sr@denx.de> | 2007-08-14 14:44:41 +0200 |
| commit | 779e975117a75e91fcebe226a63104dbfb924ab1 (patch) | |
| tree | 42f48ba97342287f8e155cce29e8e0600064a16f /include/ppc405.h | |
| parent | c5a172a5fd636c12467429e3f7910e53773979c6 (diff) | |
| download | talos-obmc-uboot-779e975117a75e91fcebe226a63104dbfb924ab1.tar.gz talos-obmc-uboot-779e975117a75e91fcebe226a63104dbfb924ab1.zip | |
ppc4xx: Add initial Zeus (PPC405EP) board support
Signed-off-by: Stefan Roese <sr@denx.de>
Diffstat (limited to 'include/ppc405.h')
| -rw-r--r-- | include/ppc405.h | 14 |
1 files changed, 14 insertions, 0 deletions
diff --git a/include/ppc405.h b/include/ppc405.h index 8e64731929..4fc52833d4 100644 --- a/include/ppc405.h +++ b/include/ppc405.h @@ -541,6 +541,18 @@ #define PLLMR1_266_66_33_33 (PLL_FBKDIV_8 | \ PLL_FWDDIVA_3 | PLL_FWDDIVB_3 | \ PLL_TUNE_15_M_40 | PLL_TUNE_VCO_LOW) +#define PLLMR0_333_111_55_37 (PLL_CPUDIV_1 | PLL_PLBDIV_3 | \ + PLL_OPBDIV_2 | PLL_EXTBUSDIV_2 | \ + PLL_MALDIV_1 | PLL_PCIDIV_3) +#define PLLMR1_333_111_55_37 (PLL_FBKDIV_10 | \ + PLL_FWDDIVA_3 | PLL_FWDDIVB_3 | \ + PLL_TUNE_15_M_40 | PLL_TUNE_VCO_HI) +#define PLLMR0_333_111_55_111 (PLL_CPUDIV_1 | PLL_PLBDIV_3 | \ + PLL_OPBDIV_2 | PLL_EXTBUSDIV_2 | \ + PLL_MALDIV_1 | PLL_PCIDIV_1) +#define PLLMR1_333_111_55_111 (PLL_FBKDIV_10 | \ + PLL_FWDDIVA_3 | PLL_FWDDIVB_3 | \ + PLL_TUNE_15_M_40 | PLL_TUNE_VCO_HI) /* * PLL Voltage Controlled Oscillator (VCO) definitions @@ -1226,6 +1238,8 @@ #define mtebc(reg, data) mtdcr(ebccfga,reg);mtdcr(ebccfgd,data) #define mfebc(reg, data) mtdcr(ebccfga,reg);data = mfdcr(ebccfgd) +#define mtsdram(reg, data) do { mtdcr(memcfga,reg);mtdcr(memcfgd,data); } while (0) +#define mfsdram(reg, data) do { mtdcr(memcfga,reg);data = mfdcr(memcfgd); } while (0) #ifndef __ASSEMBLY__ |
