summaryrefslogtreecommitdiffstats
path: root/include/configs/vexpress_common.h
diff options
context:
space:
mode:
authorAlbert ARIBAUD <albert.u.boot@aribaud.net>2016-01-27 08:46:11 +0100
committerAlbert ARIBAUD <albert.u.boot@aribaud.net>2016-01-31 16:32:56 +0100
commit3709844f2366cd75eacee1deeedadaa507ddc9a1 (patch)
treed89b5d8b6a58a9dc38d18e3415a06a9622932b6e /include/configs/vexpress_common.h
parent8890c2fbe6ed4c5ca9a61f21e846a55f8f2c38fc (diff)
downloadtalos-obmc-uboot-3709844f2366cd75eacee1deeedadaa507ddc9a1.tar.gz
talos-obmc-uboot-3709844f2366cd75eacee1deeedadaa507ddc9a1.zip
armv7: add cacheline sizes where missing
Some armv7 targets are missing a cache line size declaration. In preparation for "arm: cache: Implement cache range check for v7" patch, add these declarations with the appropriate value for the target's SoC or CPU. Signed-off-by: Albert ARIBAUD <albert.u.boot@aribaud.net> Reviewed-by: Tom Rini <trini@konsulko.com>
Diffstat (limited to 'include/configs/vexpress_common.h')
-rw-r--r--include/configs/vexpress_common.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/include/configs/vexpress_common.h b/include/configs/vexpress_common.h
index cec510c1f1..d78ca0bc5c 100644
--- a/include/configs/vexpress_common.h
+++ b/include/configs/vexpress_common.h
@@ -118,6 +118,8 @@
#define CONFIG_SYS_MEMTEST_START V2M_BASE
#define CONFIG_SYS_MEMTEST_END 0x20000000
+#define CONFIG_SYS_CACHELINE_SIZE 64
+
#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
#define CONFIG_SETUP_MEMORY_TAGS 1
#define CONFIG_SYS_L2CACHE_OFF 1
OpenPOWER on IntegriCloud