diff options
| author | Kumar Gala <galak@kernel.crashing.org> | 2011-11-09 09:10:49 -0600 |
|---|---|---|
| committer | Kumar Gala <galak@kernel.crashing.org> | 2011-11-09 09:13:39 -0600 |
| commit | 8d22ddca3db2577b7f2bf1040972231279288847 (patch) | |
| tree | 55aacddd1daaa8c89cbb14fc3f0a18a183dc72e6 /include/configs/p1_p2_rdb_pc.h | |
| parent | e4382acb1ff1c0686d86f4cac4f2e12f89c534cf (diff) | |
| download | talos-obmc-uboot-8d22ddca3db2577b7f2bf1040972231279288847.tar.gz talos-obmc-uboot-8d22ddca3db2577b7f2bf1040972231279288847.zip | |
powerpc/85xx: Fix NAND SPL support
We cause CCSRBAR to be relocated in the SPL phase of NAND boot which
isn't expected and breaks things. Fixing the board config.h to NOT
relocate CCSR during the CONFIG_NAND_SPL phase.
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Diffstat (limited to 'include/configs/p1_p2_rdb_pc.h')
| -rw-r--r-- | include/configs/p1_p2_rdb_pc.h | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/include/configs/p1_p2_rdb_pc.h b/include/configs/p1_p2_rdb_pc.h index bcfb034840..5a69902f89 100644 --- a/include/configs/p1_p2_rdb_pc.h +++ b/include/configs/p1_p2_rdb_pc.h @@ -221,7 +221,7 @@ /* IN case of NAND bootloader relocate CCSRBAR in RAMboot code not in the 4k SPL code*/ -#if defined(CONFIG_NAND_U_BOOT) && defined(CONFIG_NAND_SPL) +#if defined(CONFIG_NAND_SPL) #define CONFIG_SYS_CCSR_DO_NOT_RELOCATE #endif |
