summaryrefslogtreecommitdiffstats
path: root/drivers/mtd/nand/fsl_ifc_nand.c
diff options
context:
space:
mode:
authorScott Wood <scottwood@freescale.com>2012-10-12 18:02:24 -0500
committerScott Wood <scottwood@freescale.com>2012-11-26 15:41:27 -0600
commit13d1143ffb4dc0c71478534b6b52402e95be9420 (patch)
tree0fb8cac0505d385547eb44f4c4afc35165ac7e62 /drivers/mtd/nand/fsl_ifc_nand.c
parentd674bccf738396ecdc4374f5b5cb3e7fd376a0ab (diff)
downloadtalos-obmc-uboot-13d1143ffb4dc0c71478534b6b52402e95be9420.tar.gz
talos-obmc-uboot-13d1143ffb4dc0c71478534b6b52402e95be9420.zip
powerpc/mpc85xx/p2020rdb-pca: Use L2 SRAM for SPL boot
This allows DDR configuration to be deferred to the final U-Boot image, which is able to make use of SPD data. The SPL itself cannot use SPD due to code size constraints. It previously used fixed register values for DDR configuration, and those values did not work on the p2020rdb-pca board I tested with. It's possible that different revisions of the board require different settings. Using SPD eliminates that problem. Signed-off-by: Scott Wood <scottwood@freescale.com> Cc: Andy Fleming <afleming@freescale.com>
Diffstat (limited to 'drivers/mtd/nand/fsl_ifc_nand.c')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud