summaryrefslogtreecommitdiffstats
path: root/board
diff options
context:
space:
mode:
authorAlexey Brodkin <abrodkin@synopsys.com>2016-06-08 08:04:03 +0300
committerAlexey Brodkin <abrodkin@synopsys.com>2016-06-13 14:38:05 +0200
commita4a43fcf9cca1ebd3d26f9a01b923b7393d69c54 (patch)
tree0195cdd23b61125ac21e0bdbb3fbeaea75794da3 /board
parentbd91508b50ade5c73b3749bf4e5ede31d2da7ef8 (diff)
downloadtalos-obmc-uboot-a4a43fcf9cca1ebd3d26f9a01b923b7393d69c54.tar.gz
talos-obmc-uboot-a4a43fcf9cca1ebd3d26f9a01b923b7393d69c54.zip
arc/cache: Flush & invalidate all caches right before enabling IOC
According to ARC HS databook it is required to flush and disable caches prior programming IOC registers. Otherwise ongoing coherent memory operations may not observe the coherency protocols as expected. But since in ARC HS v2.1 there's no way to disable SLC (AKA L2 cache) we're doing our best flushing and invalidating it. Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
Diffstat (limited to 'board')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud