summaryrefslogtreecommitdiffstats
path: root/board/imx31_litekit
diff options
context:
space:
mode:
authorAdam Graham <agraham@amcc.com>2008-10-06 10:16:13 -0700
committerStefan Roese <sr@denx.de>2008-10-08 11:36:23 +0200
commitf8a00dea841d5d75de1f8e8107e90ee1beeddf5f (patch)
tree819dece576ce94a497c9c95dd5a1c917efd84980 /board/imx31_litekit
parent50a874b3b0272f32e3627732fab90b27fbd35066 (diff)
downloadtalos-obmc-uboot-f8a00dea841d5d75de1f8e8107e90ee1beeddf5f.tar.gz
talos-obmc-uboot-f8a00dea841d5d75de1f8e8107e90ee1beeddf5f.zip
ppc4xx: Reset and relock memory DLL after SDRAM_CLKTR change
After changing SDRAM_CLKTR phase value rerun the memory preload initialization sequence (INITPLR) to reset and relock the memory DLL. Changing the SDRAM_CLKTR memory clock phase coarse timing adjustment effects the phase relationship of the internal, to the PPC chip, and external, to the PPC chip, versions of MEMCLK_OUT. Signed-off-by: Adam Graham <agraham@amcc.com> Signed-off-by: Victor Gallardo <vgallardo@amcc.com> Signed-off-by: Stefan Roese <sr@denx.de>
Diffstat (limited to 'board/imx31_litekit')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud