diff options
| author | shengjiangwu <shengjiangwu@icloud.com> | 2015-12-22 17:18:09 +0800 |
|---|---|---|
| committer | Marek Vasut <marex@denx.de> | 2015-12-22 21:30:02 +0100 |
| commit | caee45ecc32329294d0f42a54b5c47794ecbe750 (patch) | |
| tree | 915f8c8e48813ed124f69b12fddf8b498f90cca6 /board/altera/cyclone5-socdk/qts/pll_config.h | |
| parent | b0808b912d3f728597afcb97545d89b9f34dbc3f (diff) | |
| download | talos-obmc-uboot-caee45ecc32329294d0f42a54b5c47794ecbe750.tar.gz talos-obmc-uboot-caee45ecc32329294d0f42a54b5c47794ecbe750.zip | |
arm: socfpga: Fix QSPI doesn't work on socdk board
Updated pinmux group MIXED1IO[15-20] for QSPI.
Updated QSPI clock.
Signed-off-by: shengjiangwu <shengjiangwu@icloud.com>
Cc: Chin Liang See <clsee@altera.com>
Cc: Dinh Nguyen <dinguyen@opensource.altera.com>
Cc: Dinh Nguyen <dinh.linux@gmail.com>
Cc: Pavel Machek <pavel@denx.de>
Cc: Marek Vasut <marex@denx.de>
Cc: Stefan Roese <sr@denx.de>
Diffstat (limited to 'board/altera/cyclone5-socdk/qts/pll_config.h')
| -rw-r--r-- | board/altera/cyclone5-socdk/qts/pll_config.h | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/board/altera/cyclone5-socdk/qts/pll_config.h b/board/altera/cyclone5-socdk/qts/pll_config.h index 9e336e3e81..4abd2e0aac 100644 --- a/board/altera/cyclone5-socdk/qts/pll_config.h +++ b/board/altera/cyclone5-socdk/qts/pll_config.h @@ -14,7 +14,7 @@ #define CONFIG_HPS_MAINPLLGRP_MPUCLK_CNT 0 #define CONFIG_HPS_MAINPLLGRP_MAINCLK_CNT 0 #define CONFIG_HPS_MAINPLLGRP_DBGATCLK_CNT 0 -#define CONFIG_HPS_MAINPLLGRP_MAINQSPICLK_CNT 511 +#define CONFIG_HPS_MAINPLLGRP_MAINQSPICLK_CNT 3 #define CONFIG_HPS_MAINPLLGRP_MAINNANDSDMMCCLK_CNT 511 #define CONFIG_HPS_MAINPLLGRP_CFGS2FUSER0CLK_CNT 15 #define CONFIG_HPS_MAINPLLGRP_MAINDIV_L3MPCLK 1 |
