summaryrefslogtreecommitdiffstats
path: root/arch/arm/include/asm/arch-omap5/clock.h
diff options
context:
space:
mode:
authorDan Murphy <dmurphy@ti.com>2013-08-26 08:54:50 -0500
committerMarek Vasut <marex@denx.de>2013-10-20 23:42:39 +0200
commitd861a333da84dd7ab70e975171159c37f7d06939 (patch)
tree32b1f7efee223c98f73aa78d6d6a9003af32545c /arch/arm/include/asm/arch-omap5/clock.h
parent1bd435bc70a03f150900be4ac70a7bc8bfa4b438 (diff)
downloadtalos-obmc-uboot-d861a333da84dd7ab70e975171159c37f7d06939.tar.gz
talos-obmc-uboot-d861a333da84dd7ab70e975171159c37f7d06939.zip
ARM: OMAP5: Add registers and defines for USBOTG SS
Add the prcm registers and the bit definitions to enable the USB SS port of the OMAP5 device. Signed-off-by: Dan Murphy <dmurphy@ti.com>
Diffstat (limited to 'arch/arm/include/asm/arch-omap5/clock.h')
-rw-r--r--arch/arm/include/asm/arch-omap5/clock.h10
1 files changed, 10 insertions, 0 deletions
diff --git a/arch/arm/include/asm/arch-omap5/clock.h b/arch/arm/include/asm/arch-omap5/clock.h
index 9a2166ce4a..5cbbc44b0a 100644
--- a/arch/arm/include/asm/arch-omap5/clock.h
+++ b/arch/arm/include/asm/arch-omap5/clock.h
@@ -166,6 +166,16 @@
#define OPTFCLKEN_USB_CH1_CLK_ENABLE (1 << 9)
#define OPTFCLKEN_USB_CH2_CLK_ENABLE (1 << 10)
+/* CM_COREAON_USB_PHY_CORE_CLKCTRL */
+#define USBPHY_CORE_CLKCTRL_OPTFCLKEN_CLK32K (1 << 8)
+
+/* CM_L3INIT_USB_OTG_SS_CLKCTRL */
+#define OTG_SS_CLKCTRL_MODULEMODE_HW (1 << 0)
+#define OPTFCLKEN_REFCLK960M (1 << 8)
+
+/* CM_L3INIT_OCP2SCP1_CLKCTRL */
+#define OCP2SCP1_CLKCTRL_MODULEMODE_HW (1 << 0)
+
/* CM_MPU_MPU_CLKCTRL */
#define MPU_CLKCTRL_CLKSEL_EMIF_DIV_MODE_SHIFT 24
#define MPU_CLKCTRL_CLKSEL_EMIF_DIV_MODE_MASK (3 << 24)
OpenPOWER on IntegriCloud