diff options
author | Tom Rini <trini@konsulko.com> | 2016-02-14 08:39:32 -0500 |
---|---|---|
committer | Tom Rini <trini@konsulko.com> | 2016-02-14 08:39:32 -0500 |
commit | 823ecd72bb08344acc7d076ba13864eb0e18ba61 (patch) | |
tree | 9d2137d4bd38f1b2c3cef8d6021115bc2ad8864f /arch/arm/dts/uniphier-ph1-sld3.dtsi | |
parent | e4b40e921dcf0e39d5c10984d366023f459facef (diff) | |
parent | 3f23111722ebf5b2416c7989eab7eb77be5ad0cf (diff) | |
download | talos-obmc-uboot-823ecd72bb08344acc7d076ba13864eb0e18ba61.tar.gz talos-obmc-uboot-823ecd72bb08344acc7d076ba13864eb0e18ba61.zip |
Merge branch 'master' of git://git.denx.de/u-boot-uniphier
Diffstat (limited to 'arch/arm/dts/uniphier-ph1-sld3.dtsi')
-rw-r--r-- | arch/arm/dts/uniphier-ph1-sld3.dtsi | 26 |
1 files changed, 26 insertions, 0 deletions
diff --git a/arch/arm/dts/uniphier-ph1-sld3.dtsi b/arch/arm/dts/uniphier-ph1-sld3.dtsi index f481521a0f..85dde66f07 100644 --- a/arch/arm/dts/uniphier-ph1-sld3.dtsi +++ b/arch/arm/dts/uniphier-ph1-sld3.dtsi @@ -30,6 +30,12 @@ }; clocks { + refclk: ref { + #clock-cells = <0>; + compatible = "fixed-clock"; + clock-frequency = <24576000>; + }; + arm_timer_clk: arm_timer_clk { #clock-cells = <0>; compatible = "fixed-clock"; @@ -172,11 +178,20 @@ reg = <0x59800000 0x2000>; }; + mio: mioctrl@59810000 { + compatible = "socionext,ph1-sld3-mioctrl"; + reg = <0x59810000 0x800>; + #clock-cells = <1>; + clock-names = "stdmac", "ehci"; + clocks = <&sysctrl 10>, <&sysctrl 18>; + }; + usb0: usb@5a800100 { compatible = "socionext,uniphier-ehci", "generic-ehci"; status = "disabled"; reg = <0x5a800100 0x100>; interrupts = <0 80 4>; + clocks = <&mio 3>, <&mio 6>; }; usb1: usb@5a810100 { @@ -184,6 +199,7 @@ status = "disabled"; reg = <0x5a810100 0x100>; interrupts = <0 81 4>; + clocks = <&mio 4>, <&mio 6>; }; usb2: usb@5a820100 { @@ -191,6 +207,7 @@ status = "disabled"; reg = <0x5a820100 0x100>; interrupts = <0 82 4>; + clocks = <&mio 5>, <&mio 6>; }; usb3: usb@5a830100 { @@ -198,6 +215,15 @@ status = "disabled"; reg = <0x5a830100 0x100>; interrupts = <0 83 4>; + clocks = <&mio 7>, <&mio 6>; + }; + + sysctrl: sysctrl@f1840000 { + compatible = "socionext,ph1-sld3-sysctrl"; + reg = <0xf1840000 0x4000>; + #clock-cells = <1>; + clock-names = "ref"; + clocks = <&refclk>; }; nand: nand@f8000000 { |