summaryrefslogtreecommitdiffstats
path: root/drivers/gpu
Commit message (Expand)AuthorAgeFilesLines
...
| | * | | | | | | | | | | drm/i915/dp: Fix link compute m_n calc for DSCManasi Navare2018-12-031-1/+1
| | * | | | | | | | | | | drm/i915/sysfs: make attrs arrays constJani Nikula2018-12-031-2/+2
| | * | | | | | | | | | | drm/i915/vgpu: Disallow loading on old vGPU hostsChris Wilson2018-12-033-40/+22
| | * | | | | | | | | | | drm/i915/breadcrumbs: Reduce missed-breadcrumb false positive rateChris Wilson2018-12-031-5/+1
| | * | | | | | | | | | | drm/i915/icl: add pll mapping for DSIJani Nikula2018-12-031-0/+25
| | * | | | | | | | | | | drm/i915/icl: Ungate DSI clocksMadhav Chauhan2018-12-031-0/+19
| | * | | | | | | | | | | drm/i915/icl: Gate clocks for DSIMadhav Chauhan2018-12-031-0/+20
| | * | | | | | | | | | | drm/i915/icl: add dummy DSI GPIO element execution functionJani Nikula2018-12-031-1/+9
| | * | | | | | | | | | | drm/i915/icl: Define display GPIO pins for DSIMadhav Chauhan2018-12-031-0/+12
| | * | | | | | | | | | | drm/i915/icl: Define Panel power ctrl registerMadhav Chauhan2018-12-031-0/+11
| | * | | | | | | | | | | drm/i915/icl: Define missing bitfield for shortplug regMadhav Chauhan2018-12-031-0/+1
| | * | | | | | | | | | | drm/i915/icl: Get pipe timings for DSIMadhav Chauhan2018-12-031-1/+2
| | * | | | | | | | | | | drm/i915/icl: Consider DSI for getting transcoder stateMadhav Chauhan2018-12-031-7/+24
| | * | | | | | | | | | | drm/i915/icl: Configure DSI Dual link modeMadhav Chauhan2018-12-031-1/+41
| | * | | | | | | | | | | drm/i915/icl: Add DSI encoder compute config hookMadhav Chauhan2018-12-031-0/+31
| | * | | | | | | | | | | drm/i915/icl: Get HW state for DSI encoderMadhav Chauhan2018-12-031-0/+59
| | * | | | | | | | | | | drm/i915/icl: Add get config functionality for DSIVandita Kulkarni2018-12-033-2/+19
| | * | | | | | | | | | | drm/i915/icl: Allocate DSI hosts and imlement host transferMadhav Chauhan2018-12-031-0/+147
| | * | | | | | | | | | | drm/i915/icl: Fill DSI ports infoMadhav Chauhan2018-12-031-0/+8
| | * | | | | | | | | | | drm/i915/icl: Use the same pll functions for dsiVandita Kulkarni2018-12-031-5/+11
| | * | | | | | | | | | | drm/i915/icl: Allocate DSI encoder/connectorMadhav Chauhan2018-12-031-8/+109
| | * | | | | | | | | | | drm/i915/icl: Calculate DPLL params for DSIMadhav Chauhan2018-12-032-2/+5
| | * | | | | | | | | | | drm/i915/icl: Sanitize DDI port clock gating for DSI portsImre Deak2018-12-032-17/+53
| | * | | | | | | | | | | drm/i915/icl: push pll to port mapping/unmapping to ddi encoder hooksJani Nikula2018-12-033-62/+34
| | * | | | | | | | | | | drm/i915/selftests: Terminate hangcheck sanitycheck forciblyChris Wilson2018-12-031-3/+9
| | * | | | | | | | | | | drm/i915/ringbuffer: Clear semaphore sync registers on ring initChris Wilson2018-12-031-0/+7
| | * | | | | | | | | | | drm/i915/psr: Get pipe id following atomic guidelinesJosé Roberto de Souza2018-11-302-15/+5
| | * | | | | | | | | | | drm/i915/selftests: Fix live_workarounds to actually do resetsTvrtko Ursulin2018-11-301-12/+53
| | * | | | | | | | | | | drm/i915/selftests: Extract spinner codeTvrtko Ursulin2018-11-304-250/+290
| | * | | | | | | | | | | drm/i915/icl: Remove Wa_1604302699Tvrtko Ursulin2018-11-301-5/+0
| | * | | | | | | | | | | drm/i915: Remove whitelist application from ringbuffer backendTvrtko Ursulin2018-11-301-2/+0
| | * | | | | | | | | | | drm/i915: Fixup stub definitions for intel_opregion_suspend|resumeChris Wilson2018-11-301-3/+3
| | * | | | | | | | | | | drm/i915/fec: Disable FEC state.Anusha Srivatsa2018-11-291-4/+24
| | * | | | | | | | | | | i915/dp/fec: Configure the Forward Error Correction bits.Anusha Srivatsa2018-11-292-0/+25
| | * | | | | | | | | | | drm/i915/fec: Set FEC_READY in FEC_CONFIGURATIONAnusha Srivatsa2018-11-291-0/+11
| | * | | | | | | | | | | i915/dp/fec: Add fec_enable to the crtc state.Anusha Srivatsa2018-11-292-5/+26
| | * | | | | | | | | | | drm/i915/dsc: Enable and disable appropriate power wells for VDSCManasi Navare2018-11-293-0/+34
| | * | | | | | | | | | | drm/i915/dp: Disable DSC in source by disabling DSS CTL bitsManasi Navare2018-11-293-0/+34
| | * | | | | | | | | | | drm/i915/dp: Configure Display stream splitter registers during DSC enableManasi Navare2018-11-291-0/+22
| | * | | | | | | | | | | drm/i915/dp: Populate DSC PPS SDP and send PPS infoframesManasi Navare2018-11-291-0/+21
| | * | | | | | | | | | | drm/i915/dp: Use the existing write_infoframe() for DSC PPS SDPsManasi Navare2018-11-292-2/+20
| | * | | | | | | | | | | drm/i915/dp: Configure i915 Picture parameter Set registers during DSC enablingManasi Navare2018-11-293-0/+413
| | * | | | | | | | | | | drm/i915/dsc: Add a power domain for VDSC on eDP/MIPI DSIManasi Navare2018-11-292-1/+4
| | * | | | | | | | | | | drm/i915/dp: Enable/Disable DSC in DP SinkGaurav K Singh2018-11-293-0/+24
| | * | | | | | | | | | | drm/i915/dsc: Compute Rate Control parameters for DSCGaurav K Singh2018-11-291-1/+124
| | * | | | | | | | | | | drm/i915/dsc: Define & Compute VESA DSC paramsGaurav K Singh2018-11-294-1/+469
| | * | | | | | | | | | | drm/i915/dp: Do not enable PSR2 if DSC is enabledManasi Navare2018-11-291-0/+14
| | * | | | | | | | | | | drm/i915/dp: Compute DSC pipe config in atomic checkManasi Navare2018-11-293-25/+172
| | * | | | | | | | | | | drm/i915/dp: Add DSC params and DSC config to intel_crtc_stateManasi Navare2018-11-292-0/+10
| | * | | | | | | | | | | drm/i915: Decouple SKL stride units from intel_fb_stride_alignment()Ville Syrjälä2018-11-291-11/+17
OpenPOWER on IntegriCloud