summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/bridge/sil-sii8620.c
Commit message (Expand)AuthorAgeFilesLines
* drm/bridge/sii8620: fix display of packed pixel modes in MHL2Maciej Purski2018-06-211-16/+1
* drm/bridge/sii8620: fix HDMI cable connection to dongleMaciej Purski2018-06-131-23/+42
* drm/bridge/sii8620: remove HSIC initializationMaciej Purski2018-06-131-38/+0
* drm/bridge/sii8620: start MHL transmission after HDMI signal detectionMaciej Purski2018-06-131-51/+2
* drm/bridge/sii8620: fix potential buffer overflowMaciej Purski2018-06-131-1/+1
* drm/bridge/sii8620: fix display modes validationMaciej Purski2018-06-131-39/+41
* drm/bridge/sii8620: fix loops in EDID fetch logicAndrzej Hajda2018-06-131-11/+20
* drm/bridge/sii8620: simplify hardware reset procedureAndrzej Hajda2018-06-131-13/+10
* drm/bridge/sii8620: use micro-USB cable detection logic to detect MHLMaciej Purski2018-03-121-3/+94
* drm/edid: Allow HDMI infoframe without VIC or S3DVille Syrjälä2017-11-221-1/+2
* drm/bridge/sii8620: add DVI mode supportMaciej Purski2017-11-161-18/+18
* drm/bridge/sii8620: filter unsupported modesMarek Szyprowski2017-11-161-0/+14
* drm/bridge/sii8620: add remote control supportMaciej Purski2017-10-111-5/+91
* drm/bridge/sii8620: Fix memory corruptionMaciej Purski2017-08-241-2/+2
* drm/bridge/sii8620: add missing error handling in probeAndrzej Hajda2017-02-231-0/+4
* drm/bridge/sii8620: enable interlace modesAndrzej Hajda2017-02-021-3/+0
* drm/bridge/sii8620: enable MHL3 mode if possibleAndrzej Hajda2017-02-021-11/+12
* drm/bridge/sii8620: add HSIC initialization codeAndrzej Hajda2017-02-021-0/+38
* drm/bridge/sii8620: improve gen2 write burst IRQ routineAndrzej Hajda2017-02-021-1/+20
* drm/bridge/sii8620: send EMSC features on requestAndrzej Hajda2017-02-021-4/+23
* drm/bridge/sii8620: rewrite hdmi start sequenceAndrzej Hajda2017-02-021-29/+251
* drm/bridge/sii8620: fix disconnect sequenceAndrzej Hajda2017-02-021-1/+3
* drm/bridge/sii8620: split EDID read and write codeAndrzej Hajda2017-02-021-4/+27
* drm/bridge/sii8620: add delay during cbus resetAndrzej Hajda2017-02-021-5/+4
* drm/bridge/sii8620: do not stop MHL output when TMDS input is stoppedAndrzej Hajda2017-02-021-13/+0
* drm/bridge/sii8620: set gen2 write burst before sending MSC commandAndrzej Hajda2017-02-021-38/+50
* drm/bridge/sii8620: abstract out sink detection codeAndrzej Hajda2017-02-021-15/+20
* drm/bridge/sii8620: fix initialization sequence for MHL2 receiversAndrzej Hajda2017-02-021-2/+1
* drm/bridge/sii8620: fix MSC message removalAndrzej Hajda2017-02-021-1/+1
* drm/bridge/sii8620: remove spare CBUS bring-up sequenceAndrzej Hajda2017-02-021-4/+0
* drm/bridge/sii8620: fix peer device capabilities read codeAndrzej Hajda2017-02-021-1/+11
* drm/bridge/sii8620: respond to feature requestsAndrzej Hajda2017-02-021-0/+4
* drm/bridge/sii8620: add support for burst eMSC transmissionsAndrzej Hajda2017-02-021-1/+193
* drm/bridge/sii8620: initial support for eCBUS-S modeAndrzej Hajda2017-02-021-2/+102
* drm/bridge/sii8620: add continuations to messagesAndrzej Hajda2017-02-021-0/+20
* drm/bridge/sii8620: add reading device capability registersAndrzej Hajda2017-02-021-0/+35
* drm/bridge/sii8620: add MHL3 mode check helperAndrzej Hajda2017-02-021-2/+7
* drm/bridge/sii8620: simplify MHL3 mode settingAndrzej Hajda2017-02-021-6/+2
* drm/bridge: fix platform_no_drv_owner.cocci warningskbuild test robot2016-10-271-1/+0
* drm/bridge: fix semicolon.cocci warningskbuild test robot2016-10-271-1/+1
* drm/bridge: add Silicon Image SiI8620 driverAndrzej Hajda2016-10-261-0/+1565
OpenPOWER on IntegriCloud