summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* clk: zynqmp: Off by one in zynqmp_is_valid_clock()Dan Carpenter2018-12-031-1/+1
* clk: mmp: Off by one in mmp_clk_add()Dan Carpenter2018-12-031-1/+1
* clk: mvebu: Off by one bugs in cp110_of_clk_get()Dan Carpenter2018-12-031-2/+2
* Merge branch 'clk-protected-binding' into clk-fixesStephen Boyd2018-11-271-0/+18
|\
| * clk: qcom: Support 'protected-clocks' propertyStephen Boyd2018-11-211-0/+18
* | clk: zynqmp: handle fixed factor param query errorRajan Vaja2018-11-141-0/+3
* | clk: qcom: gcc: Fix board clock node nameVinod Koul2018-11-091-1/+1
* | clk: meson: axg: mark fdiv2 and fdiv3 as criticalJerome Brunet2018-11-081-0/+13
* | clk: meson-gxbb: set fclk_div3 as CLK_IS_CRITICALChristian Hewitt2018-11-081-0/+12
* | clk: fixed-factor: fix of_node_get-put imbalanceRicardo Ribalda Delgado2018-11-061-0/+1
|/
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2018-10-31219-3478/+18371
|\
| *-. Merge branches 'clk-fixed-rate-remove' and 'clk-qcom-cleanup' into clk-nextStephen Boyd2018-10-182-16/+1
| |\ \
| | | * clk: qcom: Remove unused arrays in SDM845 GCCEvan Green2018-10-181-16/+0
| | * | clk: fixed-rate: fix of_node_get-put imbalanceAlan Tull2018-10-181-0/+1
| | |/
| | |
| | \
| | \
| | \
| | \
| | \
| *-----. \ Merge branches 'clk-imx6-mmdc', 'clk-qcom-krait', 'clk-rockchip' and 'clk-smp...Stephen Boyd2018-10-1821-13/+1387
| |\ \ \ \ \
| | | | | * | clk: s2mps11: Add used attribute to s2mps11_dt_matchNathan Chancellor2018-10-181-1/+1
| | | | | * | clk: s2mps11: Fix matching when built as module and DT node contains compatibleKrzysztof Kozlowski2018-10-161-0/+30
| | | | | |/
| | | | * | clk: rockchip: Fix static checker warning in rockchip_ddrclk_get_parent callEnric Balletbo i Serra2018-10-171-4/+0
| | | | * | clk: rockchip: use the newly added clock-id for hdmi on RK3066Heiko Stuebner2018-10-111-1/+1
| | | | * | clk: rockchip: fix wrong mmc sample phase shift for rk3328Ziyuan Xu2018-10-111-4/+4
| | | | * | clk: rockchip: improve rk3288 pll rates for better hdmi outputUrja Rannikko2018-08-311-4/+25
| | | | |/
| | | * | clk: qcom: Add safe switch hook for krait mux clocksSricharan R2018-10-173-0/+61
| | | * | clk: qcom: Add Krait clock controller driverStephen Boyd2018-10-174-2/+352
| | | * | clk: qcom: Add KPSS ACC/GCC driverStephen Boyd2018-10-173-0/+96
| | | * | clk: qcom: Add support for Krait clocksStephen Boyd2018-10-174-0/+166
| | | * | clk: qcom: Add IPQ806X's HFPLLsStephen Boyd2018-10-171-0/+82
| | | * | clk: qcom: Add MSM8960/APQ8064's HFPLLsStephen Boyd2018-10-171-0/+172
| | | * | clk: qcom: Add HFPLL driverStephen Boyd2018-10-173-0/+105
| | | * | clk: qcom: Add support for High-Frequency PLLs (HFPLLs)Stephen Boyd2018-10-173-0/+289
| | | |/
| | * | clk: imx6q: add mmdc0 ipg clockAnson Huang2018-10-171-0/+1
| | * | clk: imx6sl: add mmdc ipg clocksAnson Huang2018-10-171-0/+2
| | * | clk: imx6sll: add mmdc1 ipg clockAnson Huang2018-10-171-0/+1
| | * | clk: imx6sx: add mmdc1 ipg clockAnson Huang2018-10-171-0/+1
| | * | clk: imx6ul: add mmdc1 ipg clockAnson Huang2018-10-171-0/+1
| | |/
| | |
| | \
| | \
| | \
| | \
| | \
| *-----. \ Merge branches 'clk-actions-reset', 'clk-imx7-init-critical', 'clk-mmp2-ids' ...Stephen Boyd2018-10-1836-1019/+3130
| |\ \ \ \ \
| | | | | * | clk: at91: move DT compatibility code to its own fileAlexandre Belloni2018-10-1717-944/+962
| | | | | * | clk: at91: add at91sam9rl PMC driverAlexandre Belloni2018-10-172-1/+172
| | | | | * | clk: at91: add at91sam9x5 PMCs driverAlexandre Belloni2018-10-172-1/+310
| | | | | * | clk: at91: add at91sam9260 PMC driverAlexandre Belloni2018-10-172-0/+495
| | | | | * | clk: at91: add sama5d2 PMC driverAlexandre Belloni2018-10-172-0/+337
| | | | | * | clk: at91: add sama5d4 pmc driverAlexandre Belloni2018-10-172-0/+265
| | | | | * | clk: at91: add new DT lookup functionAlexandre Belloni2018-10-171-0/+34
| | | | | * | clk: at91: add pmc_data struct and helpersAlexandre Belloni2018-10-172-0/+61
| | | | | * | clk: at91: allow clock registration from C codeAlexandre Belloni2018-10-1714-59/+172
| | | | | * | clk: at91: generated: set audio_pll_allowed in at91_clk_register_generated()Alexandre Belloni2018-10-171-17/+10
| | | | | * | clk: at91: audio-pll: separate registration from DT parsingAlexandre Belloni2018-10-171-38/+111
| | | | | * | clk: at91: h32mx: separate registration from DT parsingAlexandre Belloni2018-10-171-13/+27
| | | | | * | clk: at91: generated: SSCs don't have a gclkAlexandre Belloni2018-10-171-4/+1
| | | | | * | clk: at91: audio-pll: fix audio pmc typeAlexandre Belloni2018-10-171-1/+1
| | | | | |/
| | | | * | clk: mmp2: fix the clock id for sdh2_clk and sdh3_clkLubomir Rintel2018-10-171-2/+2
| | | | |/
OpenPOWER on IntegriCloud