summaryrefslogtreecommitdiffstats
path: root/arch/mips/mm
Commit message (Expand)AuthorAgeFilesLines
* MIPS: Honor L2 bypass bitKevin Cernekee2010-10-291-4/+30
* MIPS: Decouple BMIPS CPU support from bcm47xx/bcm63xx SoC codeKevin Cernekee2010-10-291-6/+5
* MIPS: add support for software performance eventsDeng-Cheng Zhu2010-10-291-2/+9
* MIPS: Octeon: Apply CN63XXP1 errata workarounds.David Daney2010-10-291-1/+19
* MIPS: Octeon: Handle Octeon II caches.David Daney2010-10-291-1/+15
* MIPS: Convert DMA to use dma-mapping-common.hDavid Daney2010-10-291-110/+55
* MIPS: Remove wait argument of r4k_on_each_cpuRalf Baechle2010-10-291-11/+9
* MIPS: More detailed description of r4k_on_each_cpuRalf Baechle2010-10-291-0/+1
* mm: fix race in kunmap_atomic()Peter Zijlstra2010-10-271-1/+2
* mm: stack based kmap_atomic()Peter Zijlstra2010-10-261-23/+27
* MIPS: DMA: Fix computation of DMA flags from device's coherent_dma_mask.Ralf Baechle2010-10-041-8/+20
* MIPS: RM7000: Symbol should be staticRicardo Mendoza2010-10-041-1/+1
* dma-mapping: remove dma_is_consistent APIFUJITA Tomonori2010-08-111-7/+0
* kmap_atomic: make kunmap_atomic() harder to misuseCesar Eduardo Barros2010-08-091-2/+2
* MIPS: kprobe: Add support.David Daney2010-08-051-1/+14
* MIPS: uasm: Add option to export uasm API.David Daney2010-08-051-49/+82
* MIPS: uasm: Add BBIT0 and BBIT1 instructionsDavid Daney2010-08-051-1/+21
* MIPS: uasm: Add drotr32 and uasm_i_drotr_safe.David Daney2010-08-051-5/+8
* MIPS: JZ4740: Add base support for Ingenic JZ4740 System-on-a-ChipLars-Peter Clausen2010-08-051-0/+5
* MIPS: RM7000: Add support for tertiary cacheRicardo Mendoza2010-08-051-23/+128
* MIPS: RM7000: Make use of cache_op() instead of inline asmRicardo Mendoza2010-08-051-10/+2
* MIPS: Remove unnecessary header file inclusion from fault.c.Ralf Baechle2010-08-051-1/+0
* MIPS: Add -Werror to arch/mips/KbuildSam Ravnborg2010-08-051-2/+0
* MIPS: Check for accesses beyond the end of the PGD.David Daney2010-04-301-23/+87
* MIPS: Use uasm_i_ds{r,l}l_safe() instead of uasm_i_ds{r,l}l() in tlbex.cDavid Daney2010-04-301-16/+14
* MIPS: Fix __vmalloc() etc. on MIPS for non-GPL modulesAnton Altaparmakov2010-04-121-1/+1
* MIPS: Sibyte: Fix M3 TLB exception handler workaround.Ralf Baechle2010-04-121-6/+16
* MIPS: uasm: Add OR instruction.Ralf Baechle2010-04-121-1/+3
* MIPS: Add SYSCALL to uasm.David Daney2010-04-121-2/+17
* include cleanup: Update gfp.h and slab.h includes to prepare for breaking imp...Tejun Heo2010-03-304-1/+3
* Merge branch 'x86-mm-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds2010-02-281-1/+1
|\
| * Merge branch 'linus' into x86/mmThomas Gleixner2010-02-178-25/+66
| |\
| * | resources: introduce generic page_is_ram()Wu Fengguang2010-02-011-1/+1
* | | MIPS: Give Octeon+ CPUs their own cputype.David Daney2010-02-271-3/+4
* | | MIPS: Implement Read Inhibit/eXecute InhibitDavid Daney2010-02-275-50/+220
* | | MIPS: Add TLBR and ROTR to uasm.David Daney2010-02-271-2/+7
* | | MIPS: Use 64-bit stores to c0_entrylo on 64-bit kernels.David Daney2010-02-271-10/+10
* | | MIPS: Remove #if 0 r4k_update_mmu_cache_hwbugDavid Daney2010-02-271-34/+0
* | | MIPS: Move arch/mips/mm/uasm.h to arch/mips/include/asm/uasm.hFlorian Fainelli2010-02-274-196/+3
* | | MIPS: Nuke trailing blank linesRalf Baechle2010-02-272-2/+0
* | | MIPS: Remove probe_tlb().David Daney2010-02-271-31/+0
* | | MIPS: Two-level pagetables for 64-bit kernels with 64KB pages.David Daney2010-02-273-18/+30
* | | MIPS: Highmem: Fix build errorYoichi Yuasa2010-02-221-0/+1
| |/ |/|
* | MIPS: Fix __devinit __cpuinit confusion in cpu_cache_initDavid Daney2010-02-102-3/+3
* | MIPS: Cleanup forgotten label_module_alloc in tlbex.cDavid Daney2010-01-121-8/+0
* | mm: make totalhigh_pages unsigned longAndreas Fenkart2010-01-111-1/+1
* | MIPS: Sibyte: Use hweight8 instead of counting bitsAkinobu Mita2009-12-171-5/+2
* | MIPS: Put PGD in C0_CONTEXT for 64-bit R2 processors.David Daney2009-12-172-3/+27
* | MIPS: Add drotr and dins instructions to uasm.David Daney2009-12-172-3/+20
* | vfs: Implement proper O_SYNC semanticsChristoph Hellwig2009-12-101-1/+1
OpenPOWER on IntegriCloud