summaryrefslogtreecommitdiffstats
path: root/arch/arm64/kernel/head.S
Commit message (Expand)AuthorAgeFilesLines
* arm64: Relax GIC version check during early bootVladimir Murzin2019-02-201-2/+1
* arm64: kpti: Avoid rewriting early page tables when KASLR is enabledWill Deacon2019-01-101-0/+1
* arm64/kvm: consistently handle host HCR_EL2 flagsMark Rutland2018-12-131-3/+2
* Merge branch 'for-next/kexec' into aarch64/for-next/coreWill Deacon2018-12-101-1/+2
|\
| * arm64: add image head flag definitionsAKASHI Takahiro2018-12-061-1/+2
* | arm64: smp: Rework early feature mismatched detectionWill Deacon2018-12-101-8/+4
* | arm64: Kconfig: Re-jig CONFIG options for 52-bit VAWill Deacon2018-12-101-2/+2
* | arm64: mm: introduce 52-bit userspace supportSteve Capper2018-12-101-0/+13
* | arm64: mm: Prevent mismatched 52-bit VA supportSteve Capper2018-12-101-0/+26
* | arm64: mm: Offset TTBR1 to allow 52-bit PTRS_PER_PGDSteve Capper2018-12-101-0/+1
|/
* arm64/mm: move runtime pgds to rodataJun Yao2018-09-251-5/+7
* arm64/mm: Separate boot-time page tables from swapper_pg_dirJun Yao2018-09-251-5/+5
* arm64/mm: Pass ttbr1 as a parameter to __enable_mmu()Jun Yao2018-09-251-9/+11
* arm64/kvm: Prohibit guest LOR accessesMark Rutland2018-02-261-0/+7
* arm64: idmap: Use "awx" flags for .idmap.text .pushsection directivesWill Deacon2018-02-061-1/+1
* arm64: assembler: Align phys_to_pte with pte_to_physWill Deacon2018-02-061-22/+2
* arm64: assembler: Change order of macro arguments in phys_to_ttbrWill Deacon2018-02-061-2/+2
* arm64: Add software workaround for Falkor erratum 1041Shanker Donthineni2018-02-061-0/+1
* arm64: sysreg: Move to use definitions for all the SCTLR bitsJames Morse2018-01-161-10/+3
* arm64: Extend early page table code to allow for larger kernelsSteve Capper2018-01-141-38/+106
* arm64: allow ID map to be extended to 52 bitsKristina Martsenko2017-12-221-31/+45
* arm64: handle 52-bit physical addresses in page table entriesKristina Martsenko2017-12-221-1/+1
* arm64: head.S: handle 52-bit PAs in PTEs in early page table setupKristina Martsenko2017-12-221-9/+31
* arm64: handle 52-bit addresses in TTBRKristina Martsenko2017-12-221-2/+4
* arm64/sve: Low-level CPU setupDave Martin2017-11-031-1/+12
* arm64: head: Init PMSCR_EL2.{PA,PCT} when entered at EL2 without VHEWill Deacon2017-10-181-5/+12
* arm64: Make sure SPsel is always setMarc Zyngier2017-09-271-0/+1
* Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds2017-09-051-9/+13
|\
| * Merge branch 'arm64/exception-stack' of git://git.kernel.org/pub/scm/linux/ke...Catalin Marinas2017-08-091-0/+4
| |\
| | * arm64: unwind: reference pt_regs via embedded stack frameArd Biesheuvel2017-08-091-0/+4
| * | arm64: Convert __inval_cache_range() to area-basedRobin Murphy2017-08-091-9/+9
| |/
* | arm64: kaslr: ignore modulo offset when validating virtual displacementArd Biesheuvel2017-08-221-1/+0
|/
* Merge branch 'arm64/common-sysreg' of git://git.kernel.org/pub/scm/linux/kern...Catalin Marinas2017-04-041-4/+4
|\
| * arm64: sysreg: subsume GICv3 sysreg definitionsMark Rutland2017-03-091-4/+4
* | arm64: efi: clean up Image header after PE header has been split offArd Biesheuvel2017-04-041-9/+3
* | arm64: efi: move EFI header and related data to a separate .S fileArd Biesheuvel2017-04-041-147/+3
* | arm64: move !VHE work to end of el2_setupMark Rutland2017-03-221-20/+17
* | arm64: reduce el2_setup branchingMark Rutland2017-03-221-8/+7
|/
* arm64: head.S: Enable EL1 (host) access to SPE when entered at EL2Will Deacon2017-02-091-4/+15
* efi: arm64: Add vmlinux debug link to the Image binaryArd Biesheuvel2017-02-031-1/+46
* arm64: head.S: avoid open-coded adr_lMark Rutland2017-01-171-2/+1
* arm64: head.S: fix up stale commentsMark Rutland2017-01-101-2/+2
* arm64: head.S: Fix CNTHCTL_EL2 access on VHE systemJintack2016-11-291-1/+12
* arm64: Introduce uaccess_{disable,enable} functionality based on TTBR0_EL1Catalin Marinas2016-11-211-3/+3
* arm64: split thread_info from task stackMark Rutland2016-11-111-5/+6
* arm64: kernel: Init MDCR_EL2 even in the absence of a PMUMarc Zyngier2016-10-171-1/+2
* arm64: head.S: document the use of callee saved registersArd Biesheuvel2016-09-021-0/+10
* arm64: head.S: use ordinary stack frame for __primary_switched()Ard Biesheuvel2016-09-021-9/+9
* arm64: kernel: drop use of x24 from primary boot pathArd Biesheuvel2016-09-021-8/+12
* arm64: kernel: use x30 for __enable_mmu return addressArd Biesheuvel2016-09-021-14/+7
OpenPOWER on IntegriCloud