summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/dra7xx-clocks.dtsi
Commit message (Expand)AuthorAgeFilesLines
* ARM: dts: dra7: cpsw: fix clocks treeGrygorii Strashko2016-08-311-8/+8
* ARM: dts: dra7: Fix clock data for gmac_gmii_ref_clk_divJ.D. Schroeder2016-08-311-4/+11
* Merge tag 'armsoc-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/ar...Linus Torvalds2016-05-181-188/+188
|\
| * ARM: dts: dra7xx: Correct mcasp8_ahclkx_mux namePeter Ujfalusi2016-04-111-1/+1
| * ARM: dts: dra7: fix clock node definitions to avoid build warningsTero Kristo2016-04-111-188/+188
* | ARM: dts: dra7: Correct clock tree for sys_32k_ckKeerthy2016-04-081-1/+17
|/
* ARM: dts: DRA7: Add TBCLK for PWMSSVignesh R2016-02-291-0/+24
* arm/dts: dra7xx: add 'ti,set-rate-parent' for dss_dss_clkTomi Valkeinen2015-06-041-0/+1
* arm: dra7: add DESHDCP clockTomi Valkeinen2015-06-031-0/+10
* Merge tag 'omap-for-v4.1/wl12xx-dt' of git://git.kernel.org/pub/scm/linux/ker...Olof Johansson2015-04-031-9/+81
|\
| * ARM: dts: DRA7x: Fix the bypass clock source for dpll_iva and othersRavikumar Kattekola2015-03-061-9/+81
* | ARM: dts: dra7xx-clocks: Add gate clock for CLKOUT2Peter Ujfalusi2015-03-161-0/+8
|/
* ARM: dts: dra7: fix DSS PLL clock mux registersTomi Valkeinen2014-11-141-3/+3
* Merge tag 'zynq-dt-for-3.17' of git://git.xilinx.com/linux-xlnx into next/dtOlof Johansson2014-07-191-4/+6
|\
| * Merge branch 'for-v3.16-rc/clk-dt-fixes' of https://github.com/t-kristo/linux...Tony Lindgren2014-07-071-4/+6
| |\
| | * ARM: dts: dra7xx-clocks: Fix the l3 and l4 clock ratesRajendra Nayak2014-07-031-4/+6
* | | Merge tag 'omap-for-v3.17/dt-part1' of git://git.kernel.org/pub/scm/linux/ker...Olof Johansson2014-07-181-3/+36
|\ \ \ | |/ / |/| |
| * | ARM: dts: dra7xx-clocks: Add missing clocks for second PCIe PHY instanceKishon Vijay Abraham I2014-07-151-0/+24
| * | ARM: dts: dra7xx-clocks: rename pcie clocks to accommodate second PHY instanceKishon Vijay Abraham I2014-07-151-3/+3
| * | ARM: dts: dra7xx-clocks: Add missing 32KHz clocks used for PHYKishon Vijay Abraham I2014-07-151-0/+8
| * | ARM: dts: dra7xx-clocks: Change the parent of apll_pcie_in_clk_mux to dpll_pc...Keerthy2014-07-151-1/+1
| * | ARM: dts: dra7xx-clocks: Add divider table to optfclk_pciephy_div clockKeerthy2014-07-151-0/+1
| |/
* | ARM: DTS: dra7/dra7xx-clocks: ATL related changesPeter Ujfalusi2014-06-161-8/+8
|/
* Merge branch 'for-v3.16/ti-clk-drv' of github.com:t-kristo/linux-pm into clk-...Mike Turquette2014-06-101-12/+12
|\
| * ARM: dts: OMAP5/DRA7: use omap5-mpu-dpll-clock capable of dealing with higher...Nishanth Menon2014-06-061-1/+1
| * ARM: dts: dra7xx-clocks: Correct name for atl clkin3 clockPeter Ujfalusi2014-05-281-11/+11
* | ARM: dts: dra7-clock: Add "l3init_960m_gfclk" clock gateRoger Quadros2014-05-141-2/+10
|/
* ARM: dts: dra7xx-clocks: Correct mcasp2_ahclkx_mux bit-shiftPeter Ujfalusi2014-04-181-1/+1
* ARM: dts: DRA7: Add PCIe related clock nodesJ Keerthy2014-01-171-0/+25
* ARM: dts: DRA7: Change apll_pcie_m2_ck to fixed factor clockJ Keerthy2014-01-171-6/+3
* ARM: dts: clk: Add apll related clocksJ Keerthy2014-01-171-3/+11
* ARM: dts: dra7 clock dataTero Kristo2014-01-171-0/+1985
OpenPOWER on IntegriCloud