diff options
| author | Jerome Brunet <jbrunet@baylibre.com> | 2017-12-18 10:44:44 +0100 |
|---|---|---|
| committer | David S. Miller <davem@davemloft.net> | 2017-12-18 13:24:56 -0500 |
| commit | 30e43f13342bbe1dd96fa032030063ed5bfb6d04 (patch) | |
| tree | f223c72f65fb07b2a706150da95e5dd43480dcd2 /drivers/net/phy/meson-gxl.c | |
| parent | c1e535510f6e9f8b64814aa2ddf2347610b3396d (diff) | |
| download | talos-obmc-linux-30e43f13342bbe1dd96fa032030063ed5bfb6d04.tar.gz talos-obmc-linux-30e43f13342bbe1dd96fa032030063ed5bfb6d04.zip | |
net: phy: meson-gxl: leave CONFIG_A6 untouched
The PHY performs just as well when left in its default configuration and
it makes senses because this poke gets reset just after init.
According to the documentation, all registers in the Analog/DSP bank are
reset when there is a mode switch from 10BT to 100BT. The bank is also
reset on power down and soft reset, so we will never see the value which
may have been set by the bootloader.
In the end, we have used the default configuration so far and there is no
reason to change now. Remove CONFIG_A6 poke to make this clear.
Reviewed-by: Andrew Lunn <andrew@lunn.ch>
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'drivers/net/phy/meson-gxl.c')
| -rw-r--r-- | drivers/net/phy/meson-gxl.c | 9 |
1 files changed, 0 insertions, 9 deletions
diff --git a/drivers/net/phy/meson-gxl.c b/drivers/net/phy/meson-gxl.c index 0a34656a2086..ddc92424e8de 100644 --- a/drivers/net/phy/meson-gxl.c +++ b/drivers/net/phy/meson-gxl.c @@ -38,9 +38,6 @@ #define BANK_WOL 1 #define BANK_BIST 3 -/* Analog/DSP Registers */ -#define A6_CONFIG_REG 0x17 - /* WOL Registers */ #define LPI_STATUS 0xc #define LPI_STATUS_RSV12 BIT(12) @@ -126,12 +123,6 @@ static int meson_gxl_config_init(struct phy_device *phydev) { int ret; - /* Write CONFIG_A6*/ - ret = meson_gxl_write_reg(phydev, BANK_ANALOG_DSP, A6_CONFIG_REG, - 0x8e0d); - if (ret) - return ret; - /* Enable fractional PLL */ ret = meson_gxl_write_reg(phydev, BANK_BIST, FR_PLL_CONTROL, 0x5); if (ret) |
