summaryrefslogtreecommitdiffstats
path: root/arch/mips/pci
diff options
context:
space:
mode:
authorJayachandran C <jchandra@broadcom.com>2013-01-14 15:11:54 +0000
committerJohn Crispin <blogic@openwrt.org>2013-02-17 00:15:19 +0100
commit220d9122e8c5a467fdeefc1857e077f29a623bfd (patch)
treee5efff5e5df4f3b11f77451412665ad1b4031a59 /arch/mips/pci
parentf0cb40e5c384cf2cc4b2b932b61474544ac1fc9a (diff)
downloadtalos-obmc-linux-220d9122e8c5a467fdeefc1857e077f29a623bfd.tar.gz
talos-obmc-linux-220d9122e8c5a467fdeefc1857e077f29a623bfd.zip
MIPS: Netlogic: Optimize EIMR/EIRR accesses in 32-bit
Provide functions ack_c0_eirr(), set_c0_eimr(), clear_c0_eimr() and read_c0_eirr_and_eimr() that do the EIMR and EIRR operations and update the interrupt handling code to use these functions. Also, use the EIMR register functions to mask interrupts in the irq code. The 64-bit interrupt request and mask registers (EIRR and EIMR) are accessed when the interrupts are off, and the common operations are to set or clear a bit in these registers. Using the 64-bit c0 access functions for these operations is not optimal in 32-bit, because it will disable/restore interrupts and split/join the 64-bit value during each register access. Signed-off-by: Jayachandran C <jchandra@broadcom.com> Patchwork: http://patchwork.linux-mips.org/patch/4790/ Signed-off-by: John Crispin <blogic@openwrt.org>
Diffstat (limited to 'arch/mips/pci')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud