summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-msm/include/mach/msm_iomap-8x50.h
diff options
context:
space:
mode:
authorDavid Brown <davidb@codeaurora.org>2011-01-26 13:29:22 -0800
committerDavid Brown <davidb@codeaurora.org>2011-01-26 13:29:22 -0800
commit851492c6585ac10367df7880fb0001f529fa8d5c (patch)
treebedf5360cab2314e0d9e13be7cff386841695bb3 /arch/arm/mach-msm/include/mach/msm_iomap-8x50.h
parentba5499ebfb7bc7859039d782099c75d92c394016 (diff)
parent50ede4e39aa5b61685ca87f58422478b1a538ca8 (diff)
downloadtalos-obmc-linux-851492c6585ac10367df7880fb0001f529fa8d5c.tar.gz
talos-obmc-linux-851492c6585ac10367df7880fb0001f529fa8d5c.zip
Merge branch 'msm-8960' into msm-core
* msm-8960: msm: Support for the MSM8960 RUMI3 target msm: Support for the MSM8960 Simulator target msm: Makefile cleanup msm: timer: Timer support for MSM8960 msm: Add MSM 8960 cpu_is check msm: irqs-8960: Interrupt map for MSM8960 msm: Physical offset for MSM8960 msm: io: I/O register definitions for MSM8960 msm: Generalize QGIC registers msm: Generalize timer register mappings msm: Add CPU queries
Diffstat (limited to 'arch/arm/mach-msm/include/mach/msm_iomap-8x50.h')
-rw-r--r--arch/arm/mach-msm/include/mach/msm_iomap-8x50.h14
1 files changed, 3 insertions, 11 deletions
diff --git a/arch/arm/mach-msm/include/mach/msm_iomap-8x50.h b/arch/arm/mach-msm/include/mach/msm_iomap-8x50.h
index acc819eb76e5..cf1c2df1d953 100644
--- a/arch/arm/mach-msm/include/mach/msm_iomap-8x50.h
+++ b/arch/arm/mach-msm/include/mach/msm_iomap-8x50.h
@@ -1,6 +1,6 @@
/*
* Copyright (C) 2007 Google, Inc.
- * Copyright (c) 2008-2010, Code Aurora Forum. All rights reserved.
+ * Copyright (c) 2008-2011 Code Aurora Forum. All rights reserved.
* Author: Brian Swetland <swetland@google.com>
*
* This software is licensed under the terms of the GNU General Public
@@ -39,16 +39,8 @@
#define MSM_VIC_PHYS 0xAC000000
#define MSM_VIC_SIZE SZ_4K
-#define MSM_CSR_BASE IOMEM(0xE0001000)
-#define MSM_CSR_PHYS 0xAC100000
-#define MSM_CSR_SIZE SZ_4K
-
-#define MSM_TMR_PHYS MSM_CSR_PHYS
-#define MSM_TMR_BASE MSM_CSR_BASE
-#define MSM_TMR_SIZE SZ_4K
-
-#define MSM_GPT_BASE MSM_TMR_BASE
-#define MSM_DGT_BASE (MSM_TMR_BASE + 0x10)
+#define QSD8X50_CSR_PHYS 0xAC100000
+#define QSD8X50_CSR_SIZE SZ_4K
#define MSM_DMOV_BASE IOMEM(0xE0002000)
#define MSM_DMOV_PHYS 0xA9700000
OpenPOWER on IntegriCloud