1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/usr/vpd/spdDDR3.H $ */
/* */
/* IBM CONFIDENTIAL */
/* */
/* COPYRIGHT International Business Machines Corp. 2012,2013 */
/* */
/* p1 */
/* */
/* Object Code Only (OCO) source materials */
/* Licensed Internal Code Source Materials */
/* IBM HostBoot Licensed Internal Code */
/* */
/* The source code for this program is not published or otherwise */
/* divested of its trade secrets, irrespective of what has been */
/* deposited with the U.S. Copyright Office. */
/* */
/* Origin: 30 */
/* */
/* IBM_PROLOG_END_TAG */
#ifndef __SPDDDR3_H
#define __SPDDDR3_H
/**
* @file spdDDR3.H
*
* @brief Provides the enumerations for the DDR 3 fields to read.
*
*/
// ----------------------------------------------
// Includes
// ----------------------------------------------
#include "spd.H"
namespace SPD
{
/**
* @brief Pre-defined lookup table for DDR3 keywords and the
* information needed to read that data from the SPD data.
*/
KeywordData ddr3Data[] =
{
// ----------------------------------------------------------------------------------
// NOTE: This list must remain an ordered list! There will be a testcase that checks
// this. When adding new keywords to the list, be sure that the keyword in each
// entry (value 0) are in ascending order.
// ----------------------------------------------------------------------------------
// Bit order for each byte is [7:0] as defined by the JEDEC spec (little endian)
//
// Special cases listed below will be handled out of the normal table lookup
// handler code.
// ---------------------------------------------------------------------------------------
// Keyword offset size Use Bitmsk Shift Spec Writ- Mod
// Bitmsk Number Case able Spec
// ---------------------------------------------------------------------------------------
{ CRC_EXCLUDE, 0x00, 0x01, true, 0x80, 0x07, false, false, NA },
{ SPD_BYTES_TOTAL, 0x00, 0x01, true, 0x70, 0x04, false, false, NA },
{ SPD_BYTES_USED, 0x00, 0x01, true, 0x0F, 0x00, false, false, NA },
{ SPD_MAJOR_REVISION, 0x01, 0x01, true, 0xF0, 0x04, false, false, NA },
{ SPD_MINOR_REVISION, 0x01, 0x01, true, 0x0F, 0x00, false, false, NA },
{ BASIC_MEMORY_TYPE, 0x02, 0x01, false, 0x00, 0x00, false, false, NA },
{ MODULE_TYPE, 0x03, 0x01, true, 0x0F, 0x00, false, false, NA },
{ BANK_ADDRESS_BITS, 0x04, 0x01, true, 0x70, 0x04, false, false, NA },
{ DENSITY, 0x04, 0x01, true, 0x0F, 0x00, false, false, NA },
{ ROW_ADDRESS, 0x05, 0x01, true, 0x38, 0x03, false, false, NA },
{ COL_ADDRESS, 0x05, 0x01, true, 0x07, 0x00, false, false, NA },
{ MODULE_NOMINAL_VOLTAGE, 0x06, 0x01, true, 0x07, 0x00, false, false, NA },
{ MODULE_RANKS, 0x07, 0x01, true, 0x38, 0x03, false, false, NA },
{ MODULE_DRAM_WIDTH, 0x07, 0x01, true, 0x07, 0x00, false, false, NA },
{ ECC_BITS, 0x08, 0x01, true, 0x18, 0x03, false, false, NA },
{ MODULE_MEMORY_BUS_WIDTH, 0x08, 0x01, true, 0x07, 0x00, false, false, NA },
{ FTB_DIVIDEND, 0x09, 0x01, true, 0xF0, 0x04, false, false, NA },
{ FTB_DIVISOR, 0x09, 0x01, true, 0x0F, 0x00, false, false, NA },
{ MTB_DIVIDEND, 0x0a, 0x01, false, 0x00, 0x00, false, false, NA },
{ MTB_DIVISOR, 0x0b, 0x01, false, 0x00, 0x00, false, false, NA },
{ TCK_MIN, 0x0c, 0x01, false, 0x00, 0x00, false, false, NA },
{ CAS_LATENCIES_SUPPORTED, 0x0f, 0x02, true, 0x7F, 0x00, true, false, NA },
{ MIN_CAS_LATENCY, 0x10, 0x01, false, 0x00, 0x00, false, false, NA },
{ TWR_MIN, 0x11, 0x01, false, 0x00, 0x00, false, false, NA },
{ TRCD_MIN, 0x12, 0x01, false, 0x00, 0x00, false, false, NA },
{ TRRD_MIN, 0x13, 0x01, false, 0x00, 0x00, false, false, NA },
{ TRP_MIN, 0x14, 0x01, false, 0x00, 0x00, false, false, NA },
{ TRC_MIN, 0x15, 0x02, true, 0xF0, 0x04, true, false, NA },
{ TRAS_MIN, 0x15, 0x02, true, 0x0F, 0x00, true, false, NA },
{ TRFC_MIN, 0x19, 0x02, false, 0x00, 0x00, true, false, NA },
{ TWTR_MIN, 0x1a, 0x01, false, 0x00, 0x00, false, false, NA },
{ TRTP_MIN, 0x1b, 0x01, false, 0x00, 0x00, false, false, NA },
{ TFAW_MIN, 0x1c, 0x02, true, 0x0F, 0x00, true, false, NA },
{ DLL_OFF, 0x1e, 0x01, true, 0x80, 0x07, false, false, NA },
{ RZQ_7, 0x1e, 0x01, true, 0x02, 0x01, false, false, NA },
{ RZQ_6, 0x1e, 0x01, true, 0x01, 0x00, false, false, NA },
{ PASR, 0x1f, 0x01, true, 0x80, 0x07, false, false, NA },
{ ODTS, 0x1f, 0x01, true, 0x08, 0x03, false, false, NA },
{ ASR, 0x1f, 0x01, true, 0x04, 0x02, false, false, NA },
{ ETR_1X, 0x1f, 0x01, true, 0x02, 0x01, false, false, NA },
{ ETR, 0x1f, 0x01, true, 0x01, 0x00, false, false, NA },
{ THERMAL_SENSOR_PRESENT, 0x20, 0x01, true, 0x80, 0x07, false, false, NA },
{ THERMAL_SENSOR_ACCURACY, 0x20, 0x01, true, 0x7F, 0x00, false, false, NA },
{ SDRAM_DEVICE_TYPE_NONSTD, 0x21, 0x01, true, 0x80, 0x07, false, false, NA },
{ SDRAM_DEVICE_TYPE, 0x21, 0x01, true, 0x7F, 0x00, false, false, NA },
{ MODULE_TYPE_SPECIFIC_SECTION, 0x3c, 0x39, false, 0x00, 0x00, false, false, NA },
{ MODULE_MANUFACTURER_ID, 0x76, 0x02, false, 0x00, 0x00, true, false, NA },
{ MODULE_MANUFACTURING_LOCATION, 0x77, 0x01, false, 0x00, 0x00, false, false, NA },
{ MODULE_MANUFACTURING_DATE, 0x78, 0x02, false, 0x00, 0x00, false, false, NA },
{ MODULE_SERIAL_NUMBER, 0x7a, 0x04, false, 0x00, 0x00, false, false, NA },
{ MODULE_CRC, 0x7e, 0x02, false, 0x00, 0x00, false, false, NA },
{ MODULE_PART_NUMBER, 0x80, 0x12, false, 0x00, 0x00, false, false, NA },
{ MODULE_REVISION_CODE, 0x92, 0x02, false, 0x00, 0x00, false, false, NA },
{ DRAM_MANUFACTURER_ID, 0x95, 0x02, false, 0x00, 0x00, true, false, NA },
{ MANUFACTURER_SPECIFIC_DATA, 0x96, 0x1a, false, 0x00, 0x00, false, false, NA },
{ TCKMIN_FINE_OFFSET, 0x22, 0x01, false, 0x00, 0x00, false, false, NA },
{ TAAMIN_FINE_OFFSET, 0x23, 0x01, false, 0x00, 0x00, false, false, NA },
{ TRCDMIN_FINE_OFFSET, 0x24, 0x01, false, 0x00, 0x00, false, false, NA },
{ TRPMIN_FINE_OFFSET, 0x25, 0x01, false, 0x00, 0x00, false, false, NA },
{ TRCMIN_FINE_OFFSET, 0x26, 0x01, false, 0x00, 0x00, false, false, NA },
{ MODULE_THERMAL_SENSOR, 0x20, 0x01, false, 0x00, 0x00, false, false, NA },
{ SDRAM_OPTIONAL_FEATURES, 0x1e, 0x01, false, 0x00, 0x00, false, false, NA },
{ SDRAM_THERMAL_REFRESH_OPTIONS, 0x1f, 0x01, false, 0x00, 0x00, false, false, NA },
{ DIMM_BAD_DQ_DATA, 0xb0, 0x50, false, 0x00, 0x00, false, true, NA },
{ SDRAM_DIE_COUNT, 0x21, 0x01, true, 0x70, 0x04, false, false, NA },
{ SDRAM_DEVICE_TYPE_SIGNAL_LOADING,0x21, 0x01, true, 0x03, 0x00, false, false, NA },
{ CUSTOM, 0x03, 0x01, true, 0x80, 0x07, false, false, NA },
{ MODSPEC_COM_NOM_HEIGHT_MAX, 0x3c, 0x01, true, 0x0f, 0x00, false, false, ALL },
{ MODSPEC_COM_MAX_THICK_BACK, 0x3d, 0x01, true, 0xf0, 0x04, false, false, ALL },
{ MODSPEC_COM_MAX_THICK_FRONT, 0x3d, 0x01, true, 0x0f, 0x00, false, false, ALL },
{ MODSPEC_COM_RAW_CARD_EXT, 0x3e, 0x01, true, 0x80, 0x07, false, false, ALL },
{ MODSPEC_COM_RAW_CARD_REV, 0x3e, 0x01, true, 0x60, 0x05, false, false, ALL },
{ MODSPEC_COM_RAW_CARD, 0x3e, 0x01, true, 0x0f, 0x00, false, false, ALL },
{ MODSPEC_COM_ADDR_MAPPING, 0x3f, 0x01, true, 0x01, 0x00, false, false, ALL },
{ RMM_ROWS_RDIMM, 0x3f, 0x01, true, 0x0c, 0x02, false, false, RMM },
{ RMM_REGS_RDIMM, 0x3f, 0x01, true, 0x03, 0x00, false, false, RMM },
{ RMM_HEAT_SP, 0x40, 0x01, true, 0x80, 0x07, false, false, RMM },
{ RMM_HEAT_SP_CHARS, 0x40, 0x01, true, 0x7F, 0x00, false, false, RMM },
{ RMM_MFR_ID_CODE, 0x42, 0x02, false, 0x00, 0x00, true, false, RMM },
{ RMM_REG_REV_NUM, 0x43, 0x01, false, 0x00, 0x00, false, false, RMM },
{ RMM_REG_TYPE, 0x44, 0x01, true, 0x07, 0x00, false, false, RMM },
{ RMM_RC1, 0x45, 0x01, true, 0xf0, 0x04, false, false, RMM },
{ RMM_RC0, 0x45, 0x01, true, 0x0f, 0x00, false, false, RMM },
{ RMM_RC3, 0x46, 0x01, true, 0xf0, 0x04, false, false, RMM },
{ RMM_RC2, 0x46, 0x01, true, 0x0f, 0x00, false, false, RMM },
{ RMM_RC5, 0x47, 0x01, true, 0xf0, 0x04, false, false, RMM },
{ RMM_RC4, 0x47, 0x01, true, 0x0f, 0x00, false, false, RMM },
{ RMM_RC7, 0x48, 0x01, true, 0xf0, 0x04, false, false, RMM },
{ RMM_RC6, 0x48, 0x01, true, 0x0f, 0x00, false, false, RMM },
{ RMM_RC9, 0x49, 0x01, true, 0xf0, 0x04, false, false, RMM },
{ RMM_RC8, 0x49, 0x01, true, 0x0f, 0x00, false, false, RMM },
{ RMM_RC11, 0x4a, 0x01, true, 0xf0, 0x04, false, false, RMM },
{ RMM_RC10, 0x4a, 0x01, true, 0x0f, 0x00, false, false, RMM },
{ RMM_RC13, 0x4b, 0x01, true, 0xf0, 0x04, false, false, RMM },
{ RMM_RC12, 0x4b, 0x01, true, 0x0f, 0x00, false, false, RMM },
{ RMM_RC15, 0x4c, 0x01, true, 0xf0, 0x04, false, false, RMM },
{ RMM_RC14, 0x4c, 0x01, true, 0x0f, 0x00, false, false, RMM },
{ LRMM_HEAT_SP, 0x3f, 0x01, true, 0x80, 0x07, false, false, LRMM },
{ LRMM_RANK_NUMBERING, 0x3f, 0x01, true, 0x20, 0x05, false, false, LRMM },
{ LRMM_MEMBUF_ORIEN, 0x3f, 0x01, true, 0x10, 0x04, false, false, LRMM },
{ LRMM_NUM_ROWS, 0x3f, 0x01, true, 0x0c, 0x02, false, false, LRMM },
{ LRMM_MIRRORING, 0x3f, 0x01, true, 0x03, 0x00, false, false, LRMM },
{ LRMM_REVISION_NUM, 0x40, 0x01, false, 0x00, 0x00, false, false, LRMM },
{ LRMM_MFR_ID_CODE, 0x42, 0x02, false, 0x00, 0x00, true, false, LRMM },
{ LRMM_F0RC3, 0x43, 0x01, true, 0xf0, 0x04, false, false, LRMM },
{ LRMM_F0RC2, 0x43, 0x01, true, 0x0f, 0x00, false, false, LRMM },
{ LRMM_F0RC5, 0x44, 0x01, true, 0xf0, 0x04, false, false, LRMM },
{ LRMM_F0RC4, 0x44, 0x01, true, 0x0f, 0x00, false, false, LRMM },
{ LRMM_F1RC11, 0x45, 0x01, true, 0xf0, 0x04, false, false, LRMM },
{ LRMM_F1RC8, 0x45, 0x01, true, 0x0f, 0x00, false, false, LRMM },
{ LRMM_F1RC13, 0x46, 0x01, true, 0xf0, 0x04, false, false, LRMM },
{ LRMM_F1RC12, 0x46, 0x01, true, 0x0f, 0x00, false, false, LRMM },
{ LRMM_F1RC15, 0x47, 0x01, true, 0xf0, 0x04, false, false, LRMM },
{ LRMM_F1RC14, 0x47, 0x01, true, 0x0f, 0x00, false, false, LRMM },
{ LRMM_F3RC9_800_1600, 0x48, 0x01, true, 0xf0, 0x04, false, false, LRMM },
{ LRMM_F3RC8_800_1600, 0x48, 0x01, true, 0x0f, 0x00, false, false, LRMM },
{ LRMM_F4RC11_800_1600, 0x49, 0x01, true, 0xc0, 0x06, false, false, LRMM },
{ LRMM_F3RC11_800_1600, 0x49, 0x01, true, 0x30, 0x04, false, false, LRMM },
{ LRMM_F4RC10_800_1600, 0x49, 0x01, true, 0x0c, 0x02, false, false, LRMM },
{ LRMM_F3RC10_800_1600, 0x49, 0x01, true, 0x03, 0x00, false, false, LRMM },
{ LRMM_F6RC11_800_1600, 0x4a, 0x01, true, 0xc0, 0x06, false, false, LRMM },
{ LRMM_F5RC11_800_1600, 0x4a, 0x01, true, 0x30, 0x04, false, false, LRMM },
{ LRMM_F6RC10_800_1600, 0x4a, 0x01, true, 0x0c, 0x02, false, false, LRMM },
{ LRMM_F5RC10_800_1600, 0x4a, 0x01, true, 0x03, 0x00, false, false, LRMM },
{ LRMM_F8RC11_800_1600, 0x4b, 0x01, true, 0xc0, 0x06, false, false, LRMM },
{ LRMM_F7RC11_800_1600, 0x4b, 0x01, true, 0x30, 0x04, false, false, LRMM },
{ LRMM_F8RC10_800_1600, 0x4b, 0x01, true, 0x0c, 0x02, false, false, LRMM },
{ LRMM_F7RC10_800_1600, 0x4b, 0x01, true, 0x03, 0x00, false, false, LRMM },
{ LRMM_F10RC11_800_1600, 0x4c, 0x01, true, 0xc0, 0x06, false, false, LRMM },
{ LRMM_F9RC11_800_1600, 0x4c, 0x01, true, 0x30, 0x04, false, false, LRMM },
{ LRMM_F10RC10_800_1600, 0x4c, 0x01, true, 0x0c, 0x02, false, false, LRMM },
{ LRMM_F9RC10_800_1600, 0x4c, 0x01, true, 0x03, 0x00, false, false, LRMM },
{ LRMM_RTT_WR_800_1600, 0x4d, 0x01, true, 0xc0, 0x06, false, false, LRMM },
{ LRMM_RTT_NOM_800_1600, 0x4d, 0x01, true, 0x1c, 0x02, false, false, LRMM },
{ LRMM_IMPEDANCE_800_1600, 0x4d, 0x01, true, 0x03, 0x00, false, false, LRMM },
{ LRMM_F3RC9_1333_1600, 0x4e, 0x01, true, 0xF0, 0x04, false, false, LRMM },
{ LRMM_F3RC8_1333_1600, 0x4e, 0x01, true, 0x0F, 0x00, false, false, LRMM },
{ LRMM_F4RC11_1333_1600, 0x4f, 0x01, true, 0xc0, 0x06, false, false, LRMM },
{ LRMM_F3RC11_1333_1600, 0x4f, 0x01, true, 0x30, 0x04, false, false, LRMM },
{ LRMM_F4RC10_1333_1600, 0x4f, 0x01, true, 0x0c, 0x02, false, false, LRMM },
{ LRMM_F3RC10_1333_1600, 0x4f, 0x01, true, 0x03, 0x00, false, false, LRMM },
{ LRMM_F6RC11_1333_1600, 0x50, 0x01, true, 0xc0, 0x06, false, false, LRMM },
{ LRMM_F5RC11_1333_1600, 0x50, 0x01, true, 0x30, 0x04, false, false, LRMM },
{ LRMM_F6RC10_1333_1600, 0x50, 0x01, true, 0x0c, 0x02, false, false, LRMM },
{ LRMM_F5RC10_1333_1600, 0x50, 0x01, true, 0x03, 0x00, false, false, LRMM },
{ LRMM_F8RC11_1333_1600, 0x51, 0x01, true, 0xc0, 0x06, false, false, LRMM },
{ LRMM_F7RC11_1333_1600, 0x51, 0x01, true, 0x30, 0x04, false, false, LRMM },
{ LRMM_F8RC10_1333_1600, 0x51, 0x01, true, 0x0c, 0x02, false, false, LRMM },
{ LRMM_F7RC10_1333_1600, 0x51, 0x01, true, 0x03, 0x00, false, false, LRMM },
{ LRMM_F10RC11_1333_1600, 0x52, 0x01, true, 0xc0, 0x06, false, false, LRMM },
{ LRMM_F9RC11_1333_1600, 0x52, 0x01, true, 0x30, 0x04, false, false, LRMM },
{ LRMM_F10RC10_1333_1600, 0x52, 0x01, true, 0x0c, 0x02, false, false, LRMM },
{ LRMM_F9RC10_1333_1600, 0x52, 0x01, true, 0x03, 0x00, false, false, LRMM },
{ LRMM_RTT_WR_1333_1600, 0x53, 0x01, true, 0xc0, 0x06, false, false, LRMM },
{ LRMM_RTT_NOM_1333_1600, 0x53, 0x01, true, 0x1c, 0x02, false, false, LRMM },
{ LRMM_IMPEDANCE_1333_1600, 0x53, 0x01, true, 0x03, 0x00, false, false, LRMM },
{ LRMM_F3RC9_1866_2133, 0x54, 0x01, true, 0xf0, 0x04, false, false, LRMM },
{ LRMM_F3RC8_1866_2133, 0x54, 0x01, true, 0x0f, 0x00, false, false, LRMM },
{ LRMM_F4RC11_1866_2133, 0x55, 0x01, true, 0xc0, 0x06, false, false, LRMM },
{ LRMM_F3RC11_1866_2133, 0x55, 0x01, true, 0x30, 0x04, false, false, LRMM },
{ LRMM_F4RC10_1866_2133, 0x55, 0x01, true, 0x0c, 0x02, false, false, LRMM },
{ LRMM_F3RC10_1866_2133, 0x55, 0x01, true, 0x03, 0x00, false, false, LRMM },
{ LRMM_F6RC11_1866_2133, 0x56, 0x01, true, 0xc0, 0x06, false, false, LRMM },
{ LRMM_F5RC11_1866_2133, 0x56, 0x01, true, 0x30, 0x04, false, false, LRMM },
{ LRMM_F6RC10_1866_2133, 0x56, 0x01, true, 0x0c, 0x02, false, false, LRMM },
{ LRMM_F5RC10_1866_2133, 0x56, 0x01, true, 0x03, 0x00, false, false, LRMM },
{ LRMM_F8RC11_1866_2133, 0x57, 0x01, true, 0xc0, 0x06, false, false, LRMM },
{ LRMM_F7RC11_1866_2133, 0x57, 0x01, true, 0x30, 0x04, false, false, LRMM },
{ LRMM_F8RC10_1866_2133, 0x57, 0x01, true, 0x0c, 0x02, false, false, LRMM },
{ LRMM_F7RC10_1866_2133, 0x57, 0x01, true, 0x03, 0x00, false, false, LRMM },
{ LRMM_F10RC11_1866_2133, 0x58, 0x01, true, 0xc0, 0x06, false, false, LRMM },
{ LRMM_F9RC11_1866_2133, 0x58, 0x01, true, 0x30, 0x04, false, false, LRMM },
{ LRMM_F10RC10_1866_2133, 0x58, 0x01, true, 0x0c, 0x02, false, false, LRMM },
{ LRMM_F9RC10_1866_2133, 0x58, 0x01, true, 0x03, 0x00, false, false, LRMM },
{ LRMM_RTT_WR_1866_2133, 0x59, 0x01, true, 0xc0, 0x06, false, false, LRMM },
{ LRMM_RTT_NOM_1866_2133, 0x59, 0x01, true, 0x1c, 0x02, false, false, LRMM },
{ LRMM_IMPEDANCE_1866_2133, 0x59, 0x01, true, 0x03, 0x00, false, false, LRMM },
{ LRMM_MIN_DELAY_150V, 0x5a, 0x01, true, 0x7f, 0x00, false, false, LRMM },
{ LRMM_MAX_DELAY_150V, 0x5b, 0x01, true, 0x7f, 0x00, false, false, LRMM },
{ LRMM_MIN_DELAY_135V, 0x5c, 0x01, true, 0x7f, 0x00, false, false, LRMM },
{ LRMM_MAX_DELAY_135V, 0x5d, 0x01, true, 0x7f, 0x00, false, false, LRMM },
{ LRMM_MIN_DELAY_125V, 0x5e, 0x01, true, 0x7f, 0x00, false, false, LRMM },
{ LRMM_MAX_DELAY_125V, 0x5f, 0x01, true, 0x7f, 0x00, false, false, LRMM },
{ LRMM_PERSONALITY_BYTE0, 0x66, 0x01, false, 0x00, 0x00, false, false, LRMM },
{ LRMM_PERSONALITY_BYTE1, 0x67, 0x01, false, 0x00, 0x00, false, false, LRMM },
{ LRMM_PERSONALITY_BYTE2, 0x68, 0x01, false, 0x00, 0x00, false, false, LRMM },
{ LRMM_PERSONALITY_BYTE3, 0x69, 0x01, false, 0x00, 0x00, false, false, LRMM },
{ LRMM_PERSONALITY_BYTE4, 0x6a, 0x01, false, 0x00, 0x00, false, false, LRMM },
{ LRMM_PERSONALITY_BYTE5, 0x6b, 0x01, false, 0x00, 0x00, false, false, LRMM },
{ LRMM_PERSONALITY_BYTE6, 0x6c, 0x01, false, 0x00, 0x00, false, false, LRMM },
{ LRMM_PERSONALITY_BYTE7, 0x6d, 0x01, false, 0x00, 0x00, false, false, LRMM },
{ LRMM_PERSONALITY_BYTE8, 0x6e, 0x01, false, 0x00, 0x00, false, false, LRMM },
{ LRMM_PERSONALITY_BYTE9, 0x6f, 0x01, false, 0x00, 0x00, false, false, LRMM },
{ LRMM_PERSONALITY_BYTE10, 0x70, 0x01, false, 0x00, 0x00, false, false, LRMM },
{ LRMM_PERSONALITY_BYTE11, 0x71, 0x01, false, 0x00, 0x00, false, false, LRMM },
{ LRMM_PERSONALITY_BYTE12, 0x72, 0x01, false, 0x00, 0x00, false, false, LRMM },
{ LRMM_PERSONALITY_BYTE13, 0x73, 0x01, false, 0x00, 0x00, false, false, LRMM },
{ LRMM_PERSONALITY_BYTE14, 0x74, 0x01, false, 0x00, 0x00, false, false, LRMM },
//---------------------------------------------------------------------------------------
};
}; // end SPD namespace
#endif // __SPDDDR3_H
|
