1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
|
// IBM_PROLOG_BEGIN_TAG
// This is an automatically generated prolog.
//
// $Source: src/usr/intr/intrrp.H $
//
// IBM CONFIDENTIAL
//
// COPYRIGHT International Business Machines Corp. 2011
//
// p1
//
// Object Code Only (OCO) source materials
// Licensed Internal Code Source Materials
// IBM HostBoot Licensed Internal Code
//
// The source code for this program is not published or other-
// wise divested of its trade secrets, irrespective of what has
// been deposited with the U.S. Copyright Office.
//
// Origin: 30
//
// IBM_PROLOG_END
#ifndef INTRRP_H
#define INTRRP_H
#include <stdint.h>
#include <builtins.h>
#include <limits.h>
#include <errl/errlentry.H>
#include <sys/msg.h>
#include <sys/misc.h>
#include <intr/interrupt.H>
#include <map>
struct msg_t;
namespace INTR
{
class IntrRp
{
public:
/**
* Prepare HW and system to recieve external interrupts
* @param[in] task args
*/
static void init(void * i_taskArgs);
protected:
/**
* Constructor
*/
IntrRp() :
iv_msgQ(NULL),
iv_baseAddr(0),
iv_masterCpu(0),
iv_isVBU(false) {}
/**
* Destructor
*/
~IntrRp() {}
/**
* Start message handler
*/
static void msg_handler(void * unused);
private: //Data
enum
{
CPPR_OFFSET = 4, //!< offset to CPPR (1 byte)
XIRR_OFFSET = 4, //!< offset to XIRR (4 bytes)
LINKA_OFFSET = 16, //!< offset to LINKA register
LINKB_OFFSET = 20, //!< offset to LINKB register
LINKC_OFFSET = 24, //!< offset to LINKC register
};
// If the interrupt can't be handled by the current chip there are
// three link registers used provide targets to forward the
// interrupt to.
// P7:
// [0] last
// [1] LoopTrip
// [2:18] Reserved
// [19:24] PChip
// [25:27] PCore
// [28:29] TSpec
// [30:31] LSpec
//
// P8:
// [0] last
// [1] LoopTrip
// [2:18] Reserved
// [19:21] NodeId
// [22:24] ChipId
// [25:28] PCore
// [29:31] TSpec
struct LinkReg_t
{
union
{
uint32_t word;
struct
{
uint32_t last:1; //!< RO, 0 means last reg
uint32_t loopTrip:1; //!< Stop forwarding
uint32_t reserved:17; //!< Not implemented
uint32_t node:3; //!< Target node
uint32_t pchip:3; //!< Target chip
uint32_t pcore:4; //!< core(1-6,9-14)
uint32_t tspec:3; //!< Target Thread
} PACKED;
};
};
/**
* cpu P7PIR register
* @note P7 bits - thread 2, core 3, chip 2, node 3,
*/
struct P7PIR_t
{
union
{
uint32_t word;
struct
{
uint32_t reserved:22; //!< zeros
uint32_t nodeId:3; //!< node (8)
uint32_t chipId:2; //!< chip pos on node (4)
uint32_t coreId:3; //!< Core number (8)
uint32_t threadId:2; //!< thread number (4)
} PACKED;
};
P7PIR_t(uint32_t i_word) : word(i_word) {}
};
/**
* cpu PIR register
*/
struct PIR_t
{
union
{
uint32_t word;
struct
{
//P8:
uint32_t reserved:19; //!< zeros
uint32_t nodeId:3; //!< node (0-3)
uint32_t chipId:3; //!< chip pos on node (0-5)
uint32_t coreId:4; //!< Core number (1-6,9-14)?
uint32_t threadId:3; //!< Thread number (0-7)
} PACKED;
};
PIR_t(uint32_t i_word) : word(i_word) {}
PIR_t operator = (uint32_t i_word)
{
word = i_word;
return word;
}
PIR_t operator = (P7PIR_t i_p7pir)
{
nodeId = i_p7pir.nodeId;
chipId = i_p7pir.chipId;
coreId = i_p7pir.coreId;
threadId = i_p7pir.threadId;
return word;
}
};
typedef std::map<ext_intr_t,msg_q_t> Registry_t;
msg_q_t iv_msgQ; //!< Kernel Interrupt message queue
Registry_t iv_registry; //!< registered interrupt type
uint64_t iv_baseAddr; //!< Base address of hw INTR regs
PIR_t iv_masterCpu; //!< Master cpu PIR
bool iv_isVBU; //!< TODO Don't run on VBU for now
private: //functions
errlHndl_t _init();
/**
* Message handler
*/
void msgHandler();
/**
* Register a message queue for an interrupt type
* @param[in] i_msgQ The message queue
* @param[in] i_type the interrupt type
*/
errlHndl_t registerInterrupt(msg_q_t i_msgQ, ext_intr_t i_type);
/**
* Enable hardware to reporting external interrupts
*/
errlHndl_t enableInterrupts();
/**
* Disable hardware from reporting external interupts
*/
errlHndl_t disableInterrupts();
/**
* Initialize the interrupt presenter registers
* @param[in] i_pir PIR value for the presenter
*/
void initInterruptPresenter(const PIR_t i_pir) const;
/**
* Calculate the adress offset for the given cpu
* @param[in] i_pir PIR value for the presenter
* @return the offset
*/
ALWAYS_INLINE
uint64_t cpuOffsetAddr(const PIR_t i_pir) const
{
uint64_t offset = (i_pir.nodeId * 8) + i_pir.chipId;
offset <<= 20;
switch (cpu_core_type())
{
case CORE_POWER7:
case CORE_POWER7_PLUS:
offset |= static_cast<uint64_t>(i_pir.coreId) << 14;
break;
case CORE_POWER8_MURANO:
case CORE_POWER8_VENICE:
default:
offset |= static_cast<uint64_t>(i_pir.coreId) << 15;
break;
}
offset |= static_cast<uint64_t>(i_pir.threadId) << 12;
return offset;
}
/**
* Validity check for an I/O address
* @param[in] i_addr the address
* @return error log if not valid
*/
static errlHndl_t checkAddress(uint64_t i_addr);
};
}; // INTR namespace
#endif
|
