summaryrefslogtreecommitdiffstats
path: root/src/usr/i2c/test/eepromddtest.H
blob: c26ccaf823153879110689df4848d13283f8fada (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/usr/i2c/test/eepromddtest.H $                             */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* COPYRIGHT International Business Machines Corp. 2011,2014              */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
#ifndef __EEPROMTEST_H
#define __EEPROMTEST_H

/**
 *  @file eepromtest.H
 *
 *  @brief Test cases for the eeprom dd code
 */

#include <sys/time.h>
#include <cxxtest/TestSuite.H>
#include <errl/errlmanager.H>
#include <errl/errlentry.H>
#include <devicefw/driverif.H>
#include <i2c/eepromddreasoncodes.H>
#include <targeting/common/commontargeting.H>
#include <pnor/pnorif.H>
#include "i2ctest.H"
#include "../eepromdd.H"

extern trace_desc_t* g_trac_eeprom;

// NOTE: TRACUCOMP defined/controlled in i2ctest.H

using namespace TARGETING;
using namespace EEPROM;


class EEPROMTest: public CxxTest::TestSuite
{
    public:

        /**
         * @brief EEPROM Read/Write Test
         *      This test will test a variety of reads/writes and lengths
         *      across slave devices.
         */
        void testEEPROMReadWrite ( void )
        {
            errlHndl_t err = NULL;
            int fails = 0;
            int num_ops = 0;

            TRACFCOMP( g_trac_eeprom,
                       "testEEPROMReadWrite - Start" );

            struct
            {
                uint64_t offset;    // Internal Slave Device Offset to access
                uint64_t chip;      // Which EEPROM chip hung off of the target to access
                uint64_t data;      // Data to write or compare to
                size_t   size;      // Number of bytes to read/write
                bool     rnw;       // Read (true), Write (false)
            } testData[] =

            {
                // MVPD of processor - chip 0
                // Read - Only
                { 0x0000, VPD_PRIMARY, 0x000f17ba00000000, 4, true  },

                // SBE Primary of processor - chip 2
                // Write: over 128-byte page boundary:
                { 0x017F, SBE_PRIMARY, 0xaabb000000000000, 2, false },
                // Read:
                { 0x017F, SBE_PRIMARY, 0xaabb000000000000, 2, true  },

                // SBE Backup of processor - chip 3
                // Write: over 256-byte page boundary:
                { 0x01FD, SBE_BACKUP, 0x1122334400000000, 4, false },
                // Read:
                { 0x01FD, SBE_BACKUP, 0x1122334400000000, 4, true  },

                // SBE Backup of processor - chip 3
                // Write: inside 128 page boundary:
                { 0x005B, SBE_BACKUP, 0xbad5adcabf0b7000, 7, false },
                // Read:
                { 0x005B, SBE_BACKUP, 0xbad5adcabf0b7000, 7, true  },

            };

            const uint32_t NUM_CMDS = sizeof(testData)/sizeof(testData[0]);

            // Skipping EEPROM test altogether in VBU/VPO environment
            if( TARGETING::is_vpo() )
            {
                return;
            }

            do
            {
                // Get a processor Target
                TARGETING::TargetService& l_targetService = TARGETING::targetService();
                TARGETING::Target* testTarget = NULL;
                l_targetService.masterProcChipTargetHandle( testTarget );
                assert(testTarget != NULL);
                TargetHandleList fullList;
                fullList.push_back( testTarget );

                // Uncomment the following code when other I2C devices
                // are supported
//                TARGETING::TargetService& tS = TARGETING::targetService();
//                TARGETING::Target * sysTarget = NULL;

//                // Get top level system target
//                tS.getTopLevelTarget( sysTarget );
//                assert( sysTarget != NULL );

//                // Predicate for the Procs
//                TARGETING::PredicateCTM predProc( TARGETING::CLASS_CHIP,
//                                                  TARGETING::TYPE_PROC );

//                // Predicate for the DIMMs
//                TARGETING::PredicateCTM predDimm( TARGETING::CLASS_CARD,
//                                                  TARGETING::TYPE_DIMM );

//                // Expression to get both Procs and DIMMs.
//                PredicatePostfixExpr query;
//                query.push( &predProc ).push( &predDimm ).Or();
//                tS.getAssociated( fullList,
//                                  sysTarget,
//                                  TARGETING::TargetService::CHILD,
//                                  TARGETING::TargetService::ALL,
//                                  &query );
//                assert( 0 != fullList.size() );

                // Number of total operations
                num_ops = fullList.size() * NUM_CMDS;

                for( uint32_t j = 0; j < fullList.size(); j++ )
                {
                    // Skip this target if EEPROM isn't available. or if non functional
                    if( !fullList[j]->getAttr<TARGETING::ATTR_HWAS_STATE>()\
                        .functional)
                    {
                        continue;
                    }

                    for( uint32_t i = 0; i < NUM_CMDS; i++ )
                    {
                        uint64_t data;

                        // if a read, clear data; else, set data to write
                        if( testData[i].rnw )
                        {
                            data = 0x0ull;
                        }
                        else
                        {
                            data = testData[i].data;
                        }

                        // do the operation
                        err = deviceOp( (testData[i].rnw ? DeviceFW::READ : DeviceFW::WRITE),
                                        fullList[j],
                                        &data,
                                        testData[i].size,
                                        DEVICE_EEPROM_ADDRESS(
                                                      testData[i].chip,
                                                      testData[i].offset));

                        if( err )
                        {
                            TS_FAIL( "testEEPROMReadWrite - fail on cmd %d out of %d",
                                     i, NUM_CMDS );
                            errlCommit( err,
                                        EEPROM_COMP_ID );
                            delete err;
                            fails++;
                            continue;
                        }

                        // compare data for the read
                        if( testData[i].rnw )
                        {
                            if( data != testData[i].data )
                            {
                                TRACFCOMP( g_trac_eeprom,
                                           "testEEPROMReadWrite - cmd: %d/%d, Data read: %016llx, "
                                           "expected: %016llx",
                                           i, NUM_CMDS, data, testData[i].data );
                                TS_FAIL( "testEEPROMReadWrite - Failure comparing read data!" );
                                fails++;
                                continue;
                            }
                        }
                    }
                }

            } while( 0 );

            TRACFCOMP( g_trac_eeprom,
                       "testEEPROMReadWrite - End: %d/%d fails",
                       fails, num_ops );
        }


        /**
         * @brief EEPROM Read/Write Large Test
         *      This test will read and write 603 bytes of data to SBE Backup
         *      VPD.  It will attempt to restore the original data at
         *      the end of the test.
         *
         *      Note: 1st 768 bytes of SBE EEPROM data is currently blank, so
         *            this test will read and write below that address space
         */
        void testEEPROMReadWriteLarge ( void )
        {
            errlHndl_t err = NULL;
            int fails = 0;
            int num_ops = 0;
            int cmds = 0;

            // Create 603-byte buffers
            size_t  testBufLen = 603;
            uint8_t testBuffer[testBufLen];
            uint8_t new_data[testBufLen];
            uint8_t original_data[testBufLen];

            // Use small offset to force more complicated page-boundary testing
            uint8_t offset = 0x11;


            TRACFCOMP( g_trac_eeprom,
                       "testEEPROMReadWriteLarge - Start" );

            // Skipping EEPROM test altogether in VBU/VPO environment
            if( TARGETING::is_vpo() )
            {
                return;
            }

            do
            {
                // Get a processor Target
                TARGETING::TargetService& l_targetService =
                                          TARGETING::targetService();
                TARGETING::Target* testTarget = NULL;
                l_targetService.masterProcChipTargetHandle( testTarget );
                assert(testTarget != NULL);
                TargetHandleList fullList;
                fullList.push_back( testTarget );

                // 5 operations per target (details below)
                const uint32_t NUM_CMDS = 5;

                // Number of total operations
                num_ops = fullList.size() * NUM_CMDS;


                /************************************************************/
                /* Using PNOR to return the extended image to use as new_data */
                /**************************************************************/
                // Jumping 32K into extended image for more dense data
                static const uint64_t HEADER_OFFSET = 0x8000;
                PNOR::SectionInfo_t pnorSectionInfo;

                err = PNOR::getSectionInfo(PNOR::HB_EXT_CODE,
                                           pnorSectionInfo);

                if ( err ||
                     (pnorSectionInfo.size < HEADER_OFFSET + testBufLen)
                   )
                {
                    TS_FAIL("testEEPROMReadWriteLarge: PNOR::getSectionInfo failed or size too small: pnorSize=0x%X, HEADER_OFFSET=0x%X, testBufLen = 0x%X", pnorSectionInfo.size, HEADER_OFFSET, testBufLen);
                    errlCommit(err, EEPROM_COMP_ID);
                    delete err;
                    fails++;
                    break;
                }


                void* tmp_ptr = reinterpret_cast<void*>(pnorSectionInfo.vaddr +
                                                         HEADER_OFFSET);

                if (tmp_ptr == NULL)
                {
                    TS_FAIL("testEEPROMReadWriteLarge: Couldn't get tmp_ptr for new data");
                    errlCommit(err, EEPROM_COMP_ID);
                    delete err;
                    fails++;
                    break;

                }

                //  Valid Buffer, so memcpy the first 603 bytes
                memcpy( new_data, tmp_ptr, testBufLen );

                /************************************************************/
                /* Loop through targets and perform operations              */
                /************************************************************/

                for( uint32_t i = 0; i < fullList.size(); i++ )
                {
                    // Skip this target if EEPROM isn't available
                    // or if non functional
                    if( !fullList[i]->getAttr<TARGETING::ATTR_HWAS_STATE>()\
                        .functional)
                    {
                        continue;
                    }


                    // Before starting, clear original data buffer
                    memset(original_data, 0x0, testBufLen);
                    for (uint8_t j = 1; j <= NUM_CMDS; j++)
                    {
                        // Details: 5 operations per target
                        // 1) Read Original Data and Save It
                        // 2) Write New Data
                        // 3) Read New Data and Compare
                        // 4) Write Back Original Data
                        // 5) Read Back Original Data and Compare

                        // Clear data buffer before reads
                        if ( (j == 1) || (j == 3) || (j == 5) )
                        {
                            memset(testBuffer, 0x0, testBufLen);
                        }

                        // For Loop 2: set data to new data
                        if ( j == 2 )
                        {
                            memcpy(testBuffer, new_data, testBufLen);
                        }

                        // For Loop 4: set data to original_data
                        if ( j == 4 )
                        {
                            memcpy(testBuffer, original_data, testBufLen);
                        }

                        // increment cmd op counter
                        cmds++;

                        // do the Operation
                        err = deviceOp(
                                (j%2) ? DeviceFW::READ : DeviceFW::WRITE,
                                fullList[0],
                                testBuffer,
                                testBufLen,
                                DEVICE_EEPROM_ADDRESS(SBE_BACKUP,
                                                      offset));

                        if( err )
                        {
                            TS_FAIL( "testEEPROMReadWriteLarge = OP %d FAILED "
                                     "- cmd %d out of %d",
                                     j, i, NUM_CMDS );
                            errlCommit( err,
                                        EEPROM_COMP_ID );
                            delete err;
                            fails++;
                            continue;
                        }


                        // Handle loop-specific results

                        // For Loop 1: save original data
                        if ( j == 1 )
                        {
                            memcpy(original_data, testBuffer, testBufLen);

                            TRACUCOMP(g_trac_eeprom,"testEEPROMReadWriteLarge:"
                                      " saving original data. i=%d, j=%d",
                                      i, j);
                        }

                        // For Loop 3: compare new data
                        if ( j == 3 )
                        {
                            // Compare the data
                            if ( memcmp(testBuffer, new_data, testBufLen) )
                            {
                                TRACFCOMP(g_trac_eeprom,
                                          "testEEPROMReadWriteLarge: MISCOMPARE"
                                          " of new data, len=0x%X", testBufLen);

                                TRACFBIN( g_trac_eeprom, "testBuffer=",
                                          testBuffer, testBufLen);
                                TRACFBIN( g_trac_eeprom, "new_data=",
                                          new_data, testBufLen);
                                TS_FAIL( "testEEPROMReadWriteLarge - MISCOMPARE"
                                         " on writing new data");
                                fails++;

                                // Don't break - try to write back original data
                                continue;
                            }
                            else
                            {
                                TRACUCOMP(g_trac_eeprom,
                                          "testEEPROMReadWriteLarge: New "
                                          "Data R/W Successful i=%d,j=%d",
                                          i, j);
                            }
                        }


                        // For Loop 5: compare writing-back original data
                        if ( j == 5 )
                        {
                            // Compare the data
                            if ( memcmp(testBuffer, original_data, testBufLen) )
                            {
                                TRACFCOMP(g_trac_eeprom,
                                          "testEEPROMReadWriteLarge: MISCOMPARE"
                                          " of original data, len=0x%X",
                                          testBufLen);

                                TRACFBIN( g_trac_eeprom, "testBuffer=",
                                          testBuffer, testBufLen);
                                TRACFBIN( g_trac_eeprom, "orig_data=",
                                          original_data, testBufLen);

                                TS_FAIL( "testEEPROMReadWriteLarge - MISCOMPARE"
                                         " on writing back original data");
                                fails++;

                                break;
                            }
                            else
                            {
                                TRACUCOMP(g_trac_eeprom,
                                          "testEEPROMReadWriteLarge: Original "
                                          "Data R/W Successful i=%d,j=%d",
                                          i, j);
                            }
                        }

                    }  // end of 'j' loop: 5 ops per target

                }  // end of 'i' loop: target loop

            } while( 0 );

            TRACFCOMP( g_trac_eeprom,
                       "testEEPROMReadWriteLarge - End: %d/%d fails",
                       fails, num_ops );
        }

        /**
         * @brief EEPROM Invalid Operation Test
         *      This test will pass in an invalid Operation type.  It
         *      is expected that an error log is to be returned.
         */
        void testEEPROMInvalidOperation ( void )
        {
            errlHndl_t err = NULL;
            int64_t fails = 0, num_ops = 0;
            uint64_t data = 0x0ull;
            size_t dataSize = 8;

            TRACFCOMP( g_trac_eeprom,
                       "testEEPROMInvalidOperation - Start" );

            do
            {
                // Get a processor Target
                TARGETING::TargetService& tS = TARGETING::targetService();
                TARGETING::Target* testTarget = NULL;
                tS.masterProcChipTargetHandle( testTarget );
                assert(testTarget != NULL);

                // Skip this target if target is non-functional
                if(!testTarget->getAttr<TARGETING::ATTR_HWAS_STATE>().\
                                                   functional)
                {
                    continue;
                }

                num_ops++;
                err = deviceOp( DeviceFW::LAST_OP_TYPE,
                                testTarget,
                                &data,
                                dataSize,
                                DEVICE_EEPROM_ADDRESS( 0x0,
                                                       0x0 ) );

                if( NULL == err )
                {
                    fails++;
                    TS_FAIL( "testEEPROMInvalidOperation - Error should've "
                             " resulted in Operation type of LAST_OP_TYPE!" );
                }
                else
                {
                    TRACUCOMP(g_trac_eeprom, "testEEPROMInvalidOperation - "
                              "Error log returned as expected. RC=0x%X",
                              err->reasonCode() );
                    delete err;
                    err = NULL;
                }
            } while( 0 );
            TRACFCOMP( g_trac_eeprom,
                       "testEEPROMInvalidOperation - End: %d/%d fails",
                       fails, num_ops );
        }


        /**
         * @brief EEPROM Overflow Test
         *      This test will pass in a target which does not have an
         *      EEPROM attribute associated with it.  It is expected that i
         *      an error log is to be returned.
         */
        void testEEPROMOverflow ( void )
        {
            errlHndl_t err = NULL;
            int64_t fails = 0, num_ops = 0;
            uint64_t data = 0x0ull;
            size_t dataSize = 0;
            uint64_t offset = 0x0ull;

            TRACFCOMP( g_trac_eeprom,
                       "testEEPROMOverflow - Start" );

            do
            {
                // Get a processor Target
                TARGETING::TargetService& tS = TARGETING::targetService();
                TARGETING::Target* testTarget = NULL;
                tS.masterProcChipTargetHandle( testTarget );
                assert(testTarget != NULL);

                // Skip this target if target is non-functional
                if(!testTarget->getAttr<TARGETING::ATTR_HWAS_STATE>()
                                                   .functional)
                {
                    continue;
                }

                // Set max length and offset
                dataSize = 0xFFFFFFFFFFFFFFFF;
                offset = 0xFFFFFFFFFFFFFFFF;
                num_ops++;
                err = deviceOp( DeviceFW::WRITE,
                                testTarget,
                                &data,
                                dataSize,
                                DEVICE_EEPROM_ADDRESS( 0x0,
                                                       offset ) );

                if( NULL == err )
                {
                    fails++;
                    TS_FAIL( "testEEPROMOverflow - Error should've "
                             "resulted from overflow offset and length: "
                             "offset=0x%X, length = 0x%x",
                             offset, dataSize);
                }
                else
                {
                    TRACUCOMP(g_trac_eeprom, "testEEPROMOverflow - "
                              "Error log returned as expectede. RC=0x%X",
                              err->reasonCode() );
                    delete err;
                    err = NULL;
                }
            } while( 0 );

            TRACFCOMP( g_trac_eeprom,
                       "testEEPROMOverflow - End: %d/%d fails",
                       fails, num_ops );
        }


        /**
         * @brief EEPROM Invalid Chip Test
         *      This test will pass in an invalid chip identifier which should
         *      result in an error being returned.
         */
        void testEEPROMInvalidChip ( void )
        {
            errlHndl_t err = NULL;
            int64_t fails = 0, num_ops = 0;
            uint64_t data = 0x0ull;
            size_t dataSize = 8;

            TRACFCOMP( g_trac_eeprom,
                       "testEEPROMInvalidChip - Start" );

            do
            {

                // Get a processor Target
                TARGETING::TargetService& tS = TARGETING::targetService();
                TARGETING::Target* testTarget = NULL;
                tS.masterProcChipTargetHandle( testTarget );
                assert(testTarget != NULL);

                // Skip this target if target is non-functional
                if(!testTarget->getAttr<TARGETING::ATTR_HWAS_STATE>()
                                                   .functional)
                {
                    continue;
                }

                num_ops++;
                err = deviceOp( DeviceFW::WRITE,
                                testTarget,
                                &data,
                                dataSize,
                                DEVICE_EEPROM_ADDRESS( LAST_CHIP_TYPE,
                                                       0x0 ) );

                if( NULL == err )
                {
                    fails++;
                    TS_FAIL( "testEEPROMInvalidChip - Error should've "
                             "resulted in using EEPROM chip %d!",
                             LAST_CHIP_TYPE );
                }
                else
                {
                    TRACUCOMP(g_trac_eeprom, "testEEPROMInvalidChip - "
                              "Error log returned as expected. RC=0x%x ",
                              err->reasonCode() );
                    delete err;
                    err = NULL;
                }

            } while( 0 );

            TRACFCOMP( g_trac_eeprom,
                       "testEEPROMInvalidChip - End: %d/%d fails",
                       fails, num_ops );
        }



};

#endif
OpenPOWER on IntegriCloud