1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/usr/hwpf/hwp/slave_sbe/proc_revert_sbe_mcs_setup/proc_revert_sbe_mcs_setup.C $ */
/* */
/* IBM CONFIDENTIAL */
/* */
/* COPYRIGHT International Business Machines Corp. 2012 */
/* */
/* p1 */
/* */
/* Object Code Only (OCO) source materials */
/* Licensed Internal Code Source Materials */
/* IBM HostBoot Licensed Internal Code */
/* */
/* The source code for this program is not published or otherwise */
/* divested of its trade secrets, irrespective of what has been */
/* deposited with the U.S. Copyright Office. */
/* */
/* Origin: 30 */
/* */
/* IBM_PROLOG_END_TAG */
// $Id: proc_revert_sbe_mcs_setup.C,v 1.5 2012/11/16 04:48:35 jmcgill Exp $
// $Source: /afs/awd/projects/eclipz/KnowledgeBase/.cvsroot/eclipz/chips/p8/working/procedures/ipl/fapi/proc_revert_sbe_mcs_setup.C,v $
//------------------------------------------------------------------------------
// *|
// *! (C) Copyright International Business Machines Corp. 2011
// *! All Rights Reserved -- Property of IBM
// *! *** IBM Confidential ***
// *|
// *! TITLE : proc_revert_sbe_mcs_setup.C
// *! DESCRIPTION : Revert MCS configuration applied by SBE (FAPI)
// *!
// *! OWNER NAME : Joe McGill Email: jmcgill@us.ibm.com
// *!
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
// Includes
//------------------------------------------------------------------------------
#include "p8_scom_addresses.H"
#include "proc_revert_sbe_mcs_setup.H"
extern "C"
{
//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
// function: reset MCFGP BAR valid bit, base address and size fields to restore
// register flush state
// parameters: i_target => MCS chiplet target
// returns: FAPI_RC_SUCCESS if register write is successful,
// else failing return code
//------------------------------------------------------------------------------
fapi::ReturnCode proc_revert_sbe_mcs_setup_reset_mcfgp(
const fapi::Target& i_target)
{
fapi::ReturnCode rc;
uint32_t rc_ecmd = 0x0;
ecmdDataBufferBase mcfgp_data(64);
ecmdDataBufferBase mcfgp_mask(64);
// mark function entry
FAPI_DBG("proc_revert_sbe_mcs_setup_reset_mcfgp: Start");
do
{
// clear fields manipulated by SBE (to restore logic flush state)
rc_ecmd |= mcfgp_mask.setBit(MCFGP_VALID_BIT);
rc_ecmd |= mcfgp_mask.setBit(
MCFGP_UNITS_PER_GROUP_START_BIT,
(MCFGP_UNITS_PER_GROUP_END_BIT -
MCFGP_UNITS_PER_GROUP_START_BIT + 1));
rc_ecmd |= mcfgp_mask.setBit(
MCFGP_GROUP_MEMBER_ID_START_BIT,
(MCFGP_GROUP_MEMBER_ID_END_BIT -
MCFGP_GROUP_MEMBER_ID_START_BIT + 1));
rc_ecmd |= mcfgp_mask.setBit(
MCFGP_GROUP_SIZE_START_BIT,
(MCFGP_GROUP_SIZE_END_BIT -
MCFGP_GROUP_SIZE_START_BIT + 1));
rc_ecmd |= mcfgp_mask.setBit(MCFGP_FASTPATH_ENABLE_BIT);
rc_ecmd |= mcfgp_mask.setBit(
MCFGP_GROUP_BASE_ADDR_START_BIT,
(MCFGP_GROUP_BASE_ADDR_END_BIT -
MCFGP_GROUP_BASE_ADDR_START_BIT + 1));
// check buffer manipulation return code
if (rc_ecmd)
{
FAPI_ERR("proc_revert_sbe_mcs_setup_reset_mcfgp: Error 0x%X setting up MCFGP mask data buffer",
rc_ecmd);
rc.setEcmdError(rc_ecmd);
break;
}
// write register
rc = fapiPutScomUnderMask(i_target,
MCS_MCFGP_0x02011800,
mcfgp_data,
mcfgp_mask);
if (!rc.ok())
{
FAPI_ERR("proc_revert_sbe_mcs_setup_reset_mcfgp: fapiPutScomUnderMask error (MCS_MCFGP_0x02011800)");
break;
}
} while(0);
// mark function exit
FAPI_DBG("proc_revert_sbe_mcs_setup_reset_mcfgp: End");
return rc;
}
//------------------------------------------------------------------------------
// function: set MCI FIR Mask channel timeout bit, to restore register flush
// state
// parameters: i_target => MCS chiplet target
// returns: FAPI_RC_SUCCESS if register write is successful,
// else failing return code
//------------------------------------------------------------------------------
fapi::ReturnCode proc_revert_sbe_mcs_setup_reset_mcifirmask(
const fapi::Target& i_target)
{
fapi::ReturnCode rc;
uint32_t rc_ecmd = 0x0;
ecmdDataBufferBase mcifirmask_or_data(64);
// mark function entry
FAPI_DBG("proc_revert_sbe_mcs_setup_reset_mcifirmask: Start");
do
{
// set fields manipulated by SBE (to restore logic flush state)
rc_ecmd |= mcifirmask_or_data.setBit(
MCIFIR_CL_TIMEOUT_DUE_TO_CHANNEL_BIT);
// check buffer manipulation return code
if (rc_ecmd)
{
FAPI_ERR("proc_revert_sbe_mcs_setup_reset_mcifirmask: Error 0x%X setting up MCI FIR Mask register data buffer",
rc_ecmd);
rc.setEcmdError(rc_ecmd);
break;
}
// write register
rc = fapiPutScom(i_target,
MCS_MCIFIRMASK_OR_0x02011845,
mcifirmask_or_data);
if (!rc.ok())
{
FAPI_ERR("proc_revert_sbe_mcs_setup_reset_mcifirmask: fapiPutScom error (MCS_MCIFIRMASK_OR_0x02011845)");
break;
}
} while(0);
// mark function exit
FAPI_DBG("proc_revert_sbe_mcs_setup_reset_mcifirmask: End");
return rc;
}
//------------------------------------------------------------------------------
// function: proc_revert_sbe_mcs_setup HWP entry point
// NOTE: see comments above function prototype in header
//------------------------------------------------------------------------------
fapi::ReturnCode proc_revert_sbe_mcs_setup(
const fapi::Target& i_target)
{
fapi::ReturnCode rc;
ecmdDataBufferBase mcsmode1_reset_data(64);
// vector to hold MCS chiplet targets
std::vector<fapi::Target> mcs_chiplets;
// mark HWP entry
FAPI_IMP("proc_revert_sbe_mcs_setup: Entering ...");
do
{
// loop over all functional MCS chiplets, revert SBE configuration
// of BAR/FIR mask registers back to flush state
rc = fapiGetChildChiplets(i_target,
fapi::TARGET_TYPE_MCS_CHIPLET,
mcs_chiplets,
fapi::TARGET_STATE_FUNCTIONAL);
if (!rc.ok())
{
FAPI_ERR("proc_revert_sbe_mcs_setup: Error from fapiGetChildChiplets");
break;
}
for (std::vector<fapi::Target>::iterator i = mcs_chiplets.begin();
i != mcs_chiplets.end();
i++)
{
rc = proc_revert_sbe_mcs_setup_reset_mcfgp(*i);
if (!rc.ok())
{
FAPI_ERR("proc_revert_sbe_mcs_setup: Error from proc_revert_sbe_mcs_setup_reset_mcfgp");
break;
}
FAPI_DBG("proc_revert_sbe_mcs_setup: reset MCSMODE1");
rc = fapiPutScom(*i,
MCS_MCSMODE1_0x02011808,
mcsmode1_reset_data);
if (!rc.ok())
{
FAPI_ERR("proc_revert_sbe_mcs_setup: fapiPutScom error (MCS_MCSMODE1_0x02011808)");
break;
}
rc = proc_revert_sbe_mcs_setup_reset_mcifirmask(*i);
if (!rc.ok())
{
FAPI_ERR("proc_revert_sbe_mcs_setup: Error from proc_revert_sbe_mcs_setup_reset_mcfgp");
break;
}
}
} while(0);
// log function exit
FAPI_IMP("proc_revert_sbe_mcs_setup: Exiting ...");
return rc;
}
} // extern "C"
|
