blob: 31d53ce6400c6f885af4e434ca4d76aff34e7fd8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
|
<!-- IBM_PROLOG_BEGIN_TAG -->
<!-- This is an automatically generated prolog. -->
<!-- -->
<!-- $Source: src/usr/hwpf/hwp/runtime_errors/p8_pss_errors.xml $ -->
<!-- -->
<!-- OpenPOWER HostBoot Project -->
<!-- -->
<!-- COPYRIGHT International Business Machines Corp. 2013,2014 -->
<!-- -->
<!-- Licensed under the Apache License, Version 2.0 (the "License"); -->
<!-- you may not use this file except in compliance with the License. -->
<!-- You may obtain a copy of the License at -->
<!-- -->
<!-- http://www.apache.org/licenses/LICENSE-2.0 -->
<!-- -->
<!-- Unless required by applicable law or agreed to in writing, software -->
<!-- distributed under the License is distributed on an "AS IS" BASIS, -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or -->
<!-- implied. See the License for the specific language governing -->
<!-- permissions and limitations under the License. -->
<!-- -->
<!-- IBM_PROLOG_END_TAG -->
<!-- $Id: p8_pss_errors.xml,v 1.6 2013-10-17 19:22:08 dcrowell Exp $ -->
<!-- Error definitions for proc_pss_init procedure -->
<hwpErrors>
<!-- *********************************************************************** -->
<hwpError>
<rc>RC_PROCPM_PSS_CODE_BAD_MODE</rc>
<description>Unknown mode passed to proc_pss_init.</description>
<ffdc>IMODE</ffdc>
<ffdc>CHIP</ffdc>
<callout>
<procedure>CODE</procedure>
<priority>HIGH</priority>
</callout>
</hwpError>
<!-- *********************************************************************** -->
<hwpError>
<rc>RC_PROCPM_PSS_ADC_ERROR</rc>
<description>SPIADC error bit asserted waiting for operation to complete.</description>
<collectRegisterFfdc>
<id>REG_FFDC_PROC_PSS_REGISTERS</id>
<target>CHIP</target>
</collectRegisterFfdc>
<callout>
<target>CHIP</target>
<priority>HIGH</priority>
</callout>
</hwpError>
<!-- *********************************************************************** -->
<hwpError>
<rc>RC_PROCPM_PSS_P2S_ERROR</rc>
<description>SPIP2S error bit asserted waiting for operation to complete.</description>
<collectRegisterFfdc>
<id>REG_FFDC_PROC_PSS_REGISTERS</id>
<target>CHIP</target>
</collectRegisterFfdc>
<callout>
<target>CHIP</target>
<priority>HIGH</priority>
</callout>
</hwpError>
<!-- *********************************************************************** -->
</hwpErrors>
|
