blob: 72cfce8be50b3472df44b4d6eb708bddf12a316d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
|
<!-- IBM_PROLOG_BEGIN_TAG -->
<!-- This is an automatically generated prolog. -->
<!-- -->
<!-- $Source: src/usr/hwpf/hwp/proc_sbe_errors/proc_sbe_chiplet_init_errors.xml $ -->
<!-- -->
<!-- OpenPOWER HostBoot Project -->
<!-- -->
<!-- Contributors Listed Below - COPYRIGHT 2014 -->
<!-- [+] International Business Machines Corp. -->
<!-- -->
<!-- -->
<!-- Licensed under the Apache License, Version 2.0 (the "License"); -->
<!-- you may not use this file except in compliance with the License. -->
<!-- You may obtain a copy of the License at -->
<!-- -->
<!-- http://www.apache.org/licenses/LICENSE-2.0 -->
<!-- -->
<!-- Unless required by applicable law or agreed to in writing, software -->
<!-- distributed under the License is distributed on an "AS IS" BASIS, -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or -->
<!-- implied. See the License for the specific language governing -->
<!-- permissions and limitations under the License. -->
<!-- -->
<!-- IBM_PROLOG_END_TAG -->
<!-- $Id: proc_sbe_chiplet_init_errors.xml,v 1.3 2014/07/23 19:51:49 jmcgill Exp $ -->
<!-- Halt codes for proc_sbe_chiplet_init.S -->
<hwpErrors>
<!-- ******************************************************************** -->
<hwpError>
<rc>RC_SBE_MPIPL_CLOCK_START_ERROR</rc>
<description>
Procedure: proc_sbe_chiplet_init
Check that clocks were started to allow AISS access for PCB Fencing failed
</description>
<sbeError/>
<collectFfdc>proc_extract_pore_halt_ffdc, pore_state, PORE_HALT_SCAN_FAIL, POR_FFDC_OFFSET_USE_P1</collectFfdc>
<callout>
<target>CHIP</target>
<priority>HIGH</priority>
</callout>
<deconfigure>
<target>CHIP</target>
</deconfigure>
<gard>
<target>CHIP</target>
</gard>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
<rc>RC_SBE_MPIPL_PBC_FENCE_TIMEOUT_ERROR</rc>
<description>
Procedure: proc_sbe_chiplet_init
Check that the PCB Fence was raised for MPIPL reset failed
</description>
<sbeError/>
<callout>
<target>CHIP</target>
<priority>HIGH</priority>
</callout>
<deconfigure>
<target>CHIP</target>
</deconfigure>
<gard>
<target>CHIP</target>
</gard>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
<rc>RC_SBE_MPIPL_SECURITY_UNLOCK_ERROR</rc>
<description>
Procedure: proc_sbe_chiplet_init
The security function failed to unlock for MPIPL restart
</description>
<sbeError/>
<collectFfdc>proc_extract_pore_halt_ffdc, pore_state, PORE_HALT_SCAN_FAIL, POR_FFDC_OFFSET_USE_P1</collectFfdc>
<callout>
<target>CHIP</target>
<priority>HIGH</priority>
</callout>
<deconfigure>
<target>CHIP</target>
</deconfigure>
<gard>
<target>CHIP</target>
</gard>
</hwpError>
</hwpErrors>
|
