1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
|
<!-- IBM_PROLOG_BEGIN_TAG -->
<!-- This is an automatically generated prolog. -->
<!-- -->
<!-- $Source: src/usr/hwpf/hwp/poreve_memory_attributes.xml $ -->
<!-- -->
<!-- OpenPOWER HostBoot Project -->
<!-- -->
<!-- COPYRIGHT International Business Machines Corp. 2013,2014 -->
<!-- -->
<!-- Licensed under the Apache License, Version 2.0 (the "License"); -->
<!-- you may not use this file except in compliance with the License. -->
<!-- You may obtain a copy of the License at -->
<!-- -->
<!-- http://www.apache.org/licenses/LICENSE-2.0 -->
<!-- -->
<!-- Unless required by applicable law or agreed to in writing, software -->
<!-- distributed under the License is distributed on an "AS IS" BASIS, -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or -->
<!-- implied. See the License for the specific language governing -->
<!-- permissions and limitations under the License. -->
<!-- -->
<!-- IBM_PROLOG_END_TAG -->
<!-- $Id: poreve_memory_attributes.xml,v 1.3 2013/01/04 21:42:27 farrugia Exp $ -->
<!--
Attributes related to SEEPROM and PNOR configuration required by the
PoreVe
The PoreVe implements a system model of the PORE-SBE and attached
memory devices that must be configured accoding to the actual chip- and
system-specific configuration in order to correctly execute PORE
firmware.
Each chip has access to 2 SEEPROM memories containing PORE
code. These memories appear on different I2C addresses and/or I2C
controller ports depending on the chip. The size of the memory
(specified as the number of address bytes) is also a required parameter
of the controller.
The PNOR memory is managed as a pseudo-I2C device so it also requires
the memory size specification. Only "master" chips in the system have
PNOR memories attached and non-0 memory address-byte specifications. As
a side effect, the PoreVe will only be able to be configured and run
on a chip with a PNOR attached. In the case of the PNOR the I2C device
and port numbers are not required as they are ignored by the PgP
hardware.
-->
<attributes>
<!-- *********************************************************************
-->
<attribute>
<id>ATTR_SBE_SEEPROM_I2C_ADDRESS_BYTES</id>
<targetType>TARGET_TYPE_PROC_CHIP, TARGET_TYPE_MEMBUF_CHIP</targetType>
<description>
The number of address bytes required to address the SEEPROM memory
device that contains SBE IPL code. This will vary by device based on
the device capacity, and must be either 1, 2, 3 or 4.
Provided by the Machine Readable Workbook
</description>
<valueType>uint8</valueType>
<platInit/>
<persistRuntime/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
<id>ATTR_SBE_SEEPROM_I2C_DEVICE_ADDRESS</id>
<targetType>TARGET_TYPE_PROC_CHIP, TARGET_TYPE_MEMBUF_CHIP</targetType>
<description>
A 2-element array containing the I2C device address of the primary (0)
and secondary (1) SEEPROM devices containing SBE IPL code.
Provided by the Machine Readable Workbook
</description>
<valueType>uint8</valueType>
<array>2</array>
<platInit/>
<persistRuntime/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
<id>ATTR_SBE_SEEPROM_I2C_PORT</id>
<targetType>TARGET_TYPE_PROC_CHIP, TARGET_TYPE_MEMBUF_CHIP</targetType>
<description>
A 2-element array containing the I2C controller port number of the
primary (0) and secondary (1) SEEPROM devices containing SBE IPL code.
Provided by the Machine Readable Workbook
</description>
<valueType>uint8</valueType>
<array>2</array>
<platInit/>
<persistRuntime/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
<id>ATTR_PNOR_I2C_ADDRESS_BYTES</id>
<targetType>TARGET_TYPE_PROC_CHIP, TARGET_TYPE_MEMBUF_CHIP</targetType>
<description>
The number of address bytes required to address the PNOR memory device
via the pseudo-I2C (LPC, ECCAX) controller. This will vary by device
based on the device capacity, and must be either 0, 1, 2, 3 or 4.
This attribute will be set to 0 for chips with no PNOR attached
(PoreVe will never run on these chips).
Provided by the Machine Readable Workbook
</description>
<valueType>uint8</valueType>
<platInit/>
<persistRuntime/>
</attribute>
<!-- ********************************************************************* -->
</attributes>
|
