1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/usr/hwpf/hwp/occ/occ_procedures/p8_pm_pmc_firinit.H $ */
/* */
/* IBM CONFIDENTIAL */
/* */
/* COPYRIGHT International Business Machines Corp. 2013 */
/* */
/* p1 */
/* */
/* Object Code Only (OCO) source materials */
/* Licensed Internal Code Source Materials */
/* IBM HostBoot Licensed Internal Code */
/* */
/* The source code for this program is not published or otherwise */
/* divested of its trade secrets, irrespective of what has been */
/* deposited with the U.S. Copyright Office. */
/* */
/* Origin: 30 */
/* */
/* IBM_PROLOG_END_TAG */
// $Id: p8_pm_pmc_firinit.H,v 1.6 2013/08/26 12:44:39 stillgs Exp $
// $Source: /afs/awd/projects/eclipz/KnowledgeBase/.cvsroot/eclipz/chips/p8/working/procedures/ipl/fapi/p8_pm_pmc_firinit.H,v $
//------------------------------------------------------------------------------
// *|
// *! (C) Copyright International Business Machines Corp. 2011
// *! All Rights Reserved -- Property of IBM
// *! *** IBM Confidential ***
// *|
// *! TITLE : p8_pm_pmc_firinit.H
// *! DESCRIPTION : Set the EX chiplet into Special Wake-up via one of the
// *! entity bits provided
// *!
// *! OWNER NAME : Greg Still Email: stillgs@us.ibm.com
// *! BACKUP NAME : Pradeep CN Email: padeepcn@in.ibm.com
// *!
//------------------------------------------------------------------------------
#ifndef _P8_PM_PMC_FIRINIT_H_
#define _P8_PM_PMC_FIRINIT_H_
//------------------------------------------------------------------------------
// Includes
//------------------------------------------------------------------------------
#include "p8_pm_firinit.H"
const uint32_t PMC_FIR_REGISTER_LENGTH = 49 ;
enum PMC_FIRS
{
PSTATE_OCI_MASTER_RDERR = 0,
PSTATE_OCI_MASTER_RDDATA_PARITY_ERR = 1,
PSTATE_GPST_CHECKBYTE_ERR = 2,
PSTATE_GACK_TO_ERR = 3,
PSTATE_PIB_MASTER_NONOFFLINE_ERR = 4,
PSTATE_PIB_MASTER_OFFLINE_ERR = 5,
PSTATE_OCI_MASTER_TO_ERR = 6,
PSTATE_INTERCHIP_UE_ERR = 7,
PSTATE_INTERCHIP_ERRORFRAME_ERR = 8,
PSTATE_MS_FSM_ERR = 9,
MS_COMP_PARITY_ERR = 10,
IDLE_PORESW_FATAL_ERR = 11,
IDLE_PORESW_STATUS_RC_ERR = 12,
IDLE_PORESW_STATUS_VALUE_ERR = 13,
IDLE_PORESW_WRITE_WHILE_INACTIVE_ERR = 14,
IDLE_PORESW_TIMEOUT_ERR = 15,
IDLE_OCI_MASTER_WRITE_TIMEOUT_ERR = 16,
IDLE_INTERNAL_ERR = 17,
INT_COMP_PARITY_ERR = 18,
PMC_OCC_HEARTBEAT_TIMEOUT = 19,
SPIVID_CRC_ERROR0 = 20,
SPIVID_CRC_ERROR1 = 21,
SPIVID_CRC_ERROR2 = 22,
SPIVID_RETRY_TIMEOUT = 23,
SPIVID_FSM_ERR = 24,
SPIVID_MAJORITY_DETECTED_A_MINORITY = 25,
O2S_CRC_ERROR0 = 26,
O2S_CRC_ERROR1 = 27,
O2S_CRC_ERROR2 = 28,
O2S_RETRY_TIMEOUT = 29,
O2S_WRITE_WHILE_BRIDGE_BUSY_ERR = 30,
O2S_FSM_ERR = 31,
O2S_MAJORITY_DETECTED_A_MINORITY = 32,
O2P_WRITE_WHILE_BRIDGE_BUSY_ERR = 33,
O2P_FSM_ERR = 34,
OCI_SLAVE_ERR = 35,
IF_COMP_PARITY_ERR = 36,
FIR_PARITY_ERR_DUP = 47,
FIR_PARITY_ERR = 48
};
// function pointer typedef definition for HWP call support
typedef fapi::ReturnCode (*p8_pm_pmc_firinit_FP_t) (const fapi::Target& , uint32_t mode );
extern "C" {
//------------------------------------------------------------------------------
// function: FAPI p8_pm_pmc_firinit HWP entry point
// operates on chips passed in i_target argument to perform
// desired settings of FIRS of PMC macro
// parameters: i_target => chip target
// returns: FAPI_RC_SUCCESS if all specified operations complete successfully,
// else return code for failing operation
//------------------------------------------------------------------------------
fapi::ReturnCode
p8_pm_pmc_firinit(const fapi::Target& i_target, uint32_t mode );
} // extern "C"
#endif // _P8_PM_PMC_FIRINIT_H_
|
