blob: 505e425c422bcadfe98fd8627f1bbf837d979347 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
|
<!-- IBM_PROLOG_BEGIN_TAG -->
<!-- This is an automatically generated prolog. -->
<!-- -->
<!-- $Source: src/usr/hwpf/hwp/nest_chiplets/proc_start_clocks_chiplets/proc_start_clocks_chiplets_errors.xml $ -->
<!-- -->
<!-- IBM CONFIDENTIAL -->
<!-- -->
<!-- COPYRIGHT International Business Machines Corp. 2012,2013 -->
<!-- -->
<!-- p1 -->
<!-- -->
<!-- Object Code Only (OCO) source materials -->
<!-- Licensed Internal Code Source Materials -->
<!-- IBM HostBoot Licensed Internal Code -->
<!-- -->
<!-- The source code for this program is not published or otherwise -->
<!-- divested of its trade secrets, irrespective of what has been -->
<!-- deposited with the U.S. Copyright Office. -->
<!-- -->
<!-- Origin: 30 -->
<!-- -->
<!-- IBM_PROLOG_END_TAG -->
<!-- $Id: proc_start_clocks_chiplets_errors.xml,v 1.4 2013/05/06 12:33:48 rkoester Exp $ -->
<!-- Error definitions for proc_start_clocks_chiplets procedure -->
<hwpErrors>
<!-- *********************************************************************** -->
<hwpError>
<rc>RC_PROC_START_CLOCKS_XBUS_CHIPLET_CLK_STATUS_ERR</rc>
<description>Unexpected XBUS clock status register returned after clock start operation.</description>
<ffdc>STATUS_REG</ffdc>
<ffdc>EXPECTED_REG</ffdc>
</hwpError>
<!-- *********************************************************************** -->
<hwpError>
<rc>RC_PROC_START_CLOCKS_ABUS_CHIPLET_CLK_STATUS_ERR</rc>
<description>Unexpected ABUS clock status register returned after clock start operation.</description>
<ffdc>STATUS_REG</ffdc>
<ffdc>EXPECTED_REG</ffdc>
</hwpError>
<!-- *********************************************************************** -->
<hwpError>
<rc>RC_PROC_START_CLOCKS_PCIE_CHIPLET_CLK_STATUS_ERR</rc>
<description>Unexpected clock status register returned after clock start operation.</description>
<ffdc>STATUS_REG</ffdc>
<ffdc>EXPECTED_REG</ffdc>
<callout>
<target>CHIP_IN_ERROR</target>
<priority>HIGH</priority>
</callout>
<deconfigure>
<target>CHIP_IN_ERROR</target>
</deconfigure>
<gard>
<target>CHIP_IN_ERROR</target>
</gard>
</hwpError>
<!-- *********************************************************************** -->
<hwpError>
<rc>RC_PROC_START_CLOCKS_XBUS_CHIPLET_FIR_ERR</rc>
<description>Unexpected chiplet FIR bit set after clock start operation.</description>
<ffdc>FIR_REG</ffdc>
<ffdc>FIR_EXP_REG</ffdc>
</hwpError>
<!-- *********************************************************************** -->
<hwpError>
<rc>RC_PROC_START_CLOCKS_ABUS_CHIPLET_FIR_ERR</rc>
<description>Unexpected chiplet FIR bit set after clock start operation.</description>
<ffdc>FIR_REG</ffdc>
<ffdc>FIR_EXP_REG</ffdc>
</hwpError>
<!-- *********************************************************************** -->
<hwpError>
<rc>RC_PROC_START_CLOCKS_PCIE_CHIPLET_FIR_ERR</rc>
<description>Unexpected chiplet FIR bit set after clock start operation.</description>
<ffdc>FIR_REG</ffdc>
<ffdc>FIR_EXP_REG</ffdc>
<callout>
<target>CHIP_IN_ERROR</target>
<priority>HIGH</priority>
</callout>
<deconfigure>
<target>CHIP_IN_ERROR</target>
</deconfigure>
<gard>
<target>CHIP_IN_ERROR</target>
</gard>
</hwpError>
<!-- *********************************************************************** -->
<hwpError>
<rc>RC_PROC_START_CLOCKS_CHIPLETS_PARTIAL_GOOD_ERR</rc>
<description>Unexpected chiplet selection when reading the partial good vector.</description>
<ffdc>CHIPLET_BASE_SCOM_ADDR</ffdc>
<callout>
<procedure>CODE</procedure>
<priority>HIGH</priority>
</callout>
</hwpError>
</hwpErrors>
<!-- *********************************************************************** -->
<!-- TODO Callout all chiplets of a specified type on a chip: story 69794 -->
<!-- TODO Callout the PCI refclock: story 69766 -->
<!-- *********************************************************************** -->
|
