1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/usr/hwpf/hwp/mc_config/mss_eff_pre_config/mss_eff_pre_config.C $ */
/* */
/* IBM CONFIDENTIAL */
/* */
/* COPYRIGHT International Business Machines Corp. 2013 */
/* */
/* p1 */
/* */
/* Object Code Only (OCO) source materials */
/* Licensed Internal Code Source Materials */
/* IBM HostBoot Licensed Internal Code */
/* */
/* The source code for this program is not published or otherwise */
/* divested of its trade secrets, irrespective of what has been */
/* deposited with the U.S. Copyright Office. */
/* */
/* Origin: 30 */
/* */
/* IBM_PROLOG_END_TAG */
// $Id: mss_eff_pre_config.C,v 1.1 2013/08/06 23:30:21 asaetow Exp $
// $Source: /afs/awd/projects/eclipz/KnowledgeBase/.cvsroot/eclipz/chips/centaur/working/procedures/ipl/fapi/mss_eff_pre_config.C,v $
//------------------------------------------------------------------------------
// *! (C) Copyright International Business Machines Corp. 2011
// *! All Rights Reserved -- Property of IBM
// *! *** IBM Confidential ***
//------------------------------------------------------------------------------
// *! TITLE : mss_eff_pre_config
// *! DESCRIPTION : see additional comments below
// *! OWNER NAME : Michael Pardeik Email: pardeik@us.ibm.com
// *! BACKUP NAME : Anuwat Saetow Email: asaetow@us.ibm.com
// *! ADDITIONAL COMMENTS :
//
// This procedure puts in required attributes for mss_eff_config_thermal which are based on "worst case" config in case these attributes were not able to be setup by mss_eff_config.
//
//------------------------------------------------------------------------------
// Don't forget to create CVS comments when you check in your changes!
//------------------------------------------------------------------------------
// CHANGE HISTORY:
//------------------------------------------------------------------------------
// Version:| Author: | Date: | Comment:
//---------|----------|---------|-----------------------------------------------
// 1.2 | | |
// 1.1 | asaetow |02-AUG-13| First Draft.
//----------------------------------------------------------------------
// My Includes
//----------------------------------------------------------------------
//----------------------------------------------------------------------
// Includes
//----------------------------------------------------------------------
#include <fapi.H>
//----------------------------------------------------------------------
// ENUMs
//----------------------------------------------------------------------
extern "C" {
//******************************************************************************
//* name=mss_eff_pre_config, param=i_target_mba, return=ReturnCode
//******************************************************************************
fapi::ReturnCode mss_eff_pre_config(const fapi::Target i_target_mba) {
fapi::ReturnCode rc = fapi::FAPI_RC_SUCCESS;
const char * const PROCEDURE_NAME = "mss_eff_pre_config";
FAPI_INF("*** Running %s on %s ... ***", PROCEDURE_NAME, i_target_mba.toEcmdString());
const uint32_t MSS_EFF_EMPTY = 0;
const uint32_t MSS_EFF_VALID = 255;
const uint8_t PORT_SIZE = 2;
const uint8_t DIMM_SIZE = 2;
// Grab DIMM/SPD data.
uint8_t cur_dimm_spd_valid_u8array[PORT_SIZE][DIMM_SIZE];
uint8_t spd_custom[PORT_SIZE][DIMM_SIZE];
for (uint8_t cur_port = 0; cur_port < PORT_SIZE; cur_port += 1) {
for (uint8_t cur_dimm = 0; cur_dimm < DIMM_SIZE; cur_dimm += 1) {
cur_dimm_spd_valid_u8array[cur_port][cur_dimm] = MSS_EFF_EMPTY;
spd_custom[cur_port][cur_dimm] = 0;
}
}
uint8_t cur_mba_port = 0;
uint8_t cur_mba_dimm = 0;
std::vector<fapi::Target> l_target_dimm_array;
rc = fapiGetAssociatedDimms(i_target_mba, l_target_dimm_array); if(rc) return rc;
for (uint8_t dimm_index = 0; dimm_index < l_target_dimm_array.size(); dimm_index += 1) {
rc = FAPI_ATTR_GET(ATTR_MBA_PORT, &l_target_dimm_array[dimm_index], cur_mba_port); if(rc) return rc;
rc = FAPI_ATTR_GET(ATTR_MBA_DIMM, &l_target_dimm_array[dimm_index], cur_mba_dimm); if(rc) return rc;
cur_dimm_spd_valid_u8array[cur_mba_port][cur_mba_dimm] = MSS_EFF_VALID;
rc = FAPI_ATTR_GET(ATTR_SPD_CUSTOM, &l_target_dimm_array[dimm_index], spd_custom[cur_mba_port][cur_mba_dimm]); if(rc) return rc;
}
uint32_t eff_cen_rcv_imp_dq_dqs_schmoo[PORT_SIZE];
uint32_t eff_cen_drv_imp_dq_dqs_schmoo[PORT_SIZE];
uint8_t eff_dram_gen = fapi::ENUM_ATTR_EFF_DRAM_GEN_DDR3;
uint8_t eff_dimm_type = fapi::ENUM_ATTR_EFF_DIMM_TYPE_LRDIMM;
uint8_t eff_custom_dimm = fapi::ENUM_ATTR_EFF_CUSTOM_DIMM_YES;
uint8_t eff_dram_width = fapi::ENUM_ATTR_EFF_DRAM_WIDTH_X4;
uint8_t eff_dram_tdqs = fapi::ENUM_ATTR_EFF_DRAM_TDQS_DISABLE;
uint8_t eff_num_ranks_per_dimm[PORT_SIZE][DIMM_SIZE];
uint8_t eff_num_master_ranks_per_dimm[PORT_SIZE][DIMM_SIZE];
uint8_t eff_dimm_ranks_configed[PORT_SIZE][DIMM_SIZE];
uint8_t eff_num_drops_per_port = fapi::ENUM_ATTR_EFF_NUM_DROPS_PER_PORT_SINGLE;
if (cur_dimm_spd_valid_u8array[0][0] == MSS_EFF_VALID) {
if (spd_custom[0][0] == fapi::ENUM_ATTR_SPD_CUSTOM_YES) {
eff_custom_dimm = fapi::ENUM_ATTR_EFF_CUSTOM_DIMM_YES;
} else {
eff_custom_dimm = fapi::ENUM_ATTR_EFF_CUSTOM_DIMM_NO;
}
} else {
FAPI_INF("WARNING: Plug rule violation at %s!", i_target_mba.toEcmdString());
FAPI_INF("WARNING: Do NOT trust ATTR_EFF_CUSTOM_DIMM for %s!", i_target_mba.toEcmdString());
}
for (uint8_t cur_port = 0; cur_port < PORT_SIZE; cur_port += 1) {
eff_cen_rcv_imp_dq_dqs_schmoo[cur_port] = 0;
eff_cen_drv_imp_dq_dqs_schmoo[cur_port] = 0;
for (uint8_t cur_dimm = 0; cur_dimm < DIMM_SIZE; cur_dimm += 1) {
eff_num_ranks_per_dimm[cur_port][cur_dimm] = 8;
eff_num_master_ranks_per_dimm[cur_port][cur_dimm] = 8;
eff_dimm_ranks_configed[cur_port][cur_dimm] = 0xFF;
}
}
rc = FAPI_ATTR_SET(ATTR_EFF_CEN_RCV_IMP_DQ_DQS_SCHMOO, &i_target_mba, eff_cen_rcv_imp_dq_dqs_schmoo); if(rc) return rc;
rc = FAPI_ATTR_SET(ATTR_EFF_CEN_DRV_IMP_DQ_DQS_SCHMOO, &i_target_mba, eff_cen_drv_imp_dq_dqs_schmoo); if(rc) return rc;
rc = FAPI_ATTR_SET(ATTR_EFF_DRAM_GEN, &i_target_mba, eff_dram_gen); if(rc) return rc;
rc = FAPI_ATTR_SET(ATTR_EFF_DIMM_TYPE, &i_target_mba, eff_dimm_type); if(rc) return rc;
rc = FAPI_ATTR_SET(ATTR_EFF_CUSTOM_DIMM, &i_target_mba, eff_custom_dimm); if(rc) return rc;
rc = FAPI_ATTR_SET(ATTR_EFF_DRAM_WIDTH, &i_target_mba, eff_dram_width); if(rc) return rc;
rc = FAPI_ATTR_SET(ATTR_EFF_DRAM_TDQS, &i_target_mba, eff_dram_tdqs); if(rc) return rc;
rc = FAPI_ATTR_SET(ATTR_EFF_NUM_RANKS_PER_DIMM, &i_target_mba, eff_num_ranks_per_dimm); if(rc) return rc;
rc = FAPI_ATTR_SET(ATTR_EFF_NUM_MASTER_RANKS_PER_DIMM, &i_target_mba, eff_num_master_ranks_per_dimm); if(rc) return rc;
rc = FAPI_ATTR_SET(ATTR_EFF_DIMM_RANKS_CONFIGED, &i_target_mba, eff_dimm_ranks_configed); if(rc) return rc;
rc = FAPI_ATTR_SET(ATTR_EFF_NUM_DROPS_PER_PORT, &i_target_mba, eff_num_drops_per_port); if(rc) return rc;
return rc;
}
} // extern "C"
|
